high-speed architecture for a programmable frequency divider and a dual-modulus prescaler

《high-speed architecture for a programmable frequency divider and a dual-modulus prescaler》由会员上传分享，免费在线阅读，更多相关内容在工程资料-天天文库。

1、744IEEEJOURNALOFSOLID-STATECIRCUITS,VOL.31,NO.5,MAY1996High-speedArchitectureforaProgrammableFrequencyDividerandaDual-ModulusPrescalerPatrikLarssonAbstract-Wepresentaprescalerarchitecturethatissuitableforhigh-speedCMOSapplications.Weapplythearchitecturetoa4/5andan8/9dual-modulusprescalerandob

2、tainamea-suredmaximumclockfrequencyof1.90GHzinastandard0.8pmCMOShulkprocess.Thisis13%fasterthanthetraditionalprescalerarchitecturekeepingthesamepowerconsumption.Wealsoapplythekeypartoftheprescalertoadivide-by-Ncircuitreaching1.75GHz.ThisisthreetimesfasterthananypreviouslyreportedCMOSimplement

3、ationandcomparabletoGaAsimplementations.I.INTRODUCTION0NEofthehigh-frequencybuildingblocksinacom-Clkmunicationsystemisafrequencysynthesizerinclud-ingafrequencydivider.Traditionally,thedividerhas(b)beenrealizedwithahigh-speedtechnologysuchasbi-Fig.1.Dual-modulus819prescalers.(a)Basedonashiftre

4、gisterring.polarorGaAs.CMOSisthecheapesttechnologytoday(b)Withpreprocessingoftheclocksignal.andseemstobethecheapestalternativefortheforeseenfuture,indicatingthatCMOSimplementationsareadvan-clocksignalandthenusecascadeddivide-by-twostagestageous.assketchedinFig.l(b).TheonedetectorgivesalowTher

5、earethreetypesoffrequencydividers:cascadedoutputpulsewhentheMsignalandtheoutputsofalldi-divide-by-twostages,dual-modulusprescaler,andpro-vide-by-twostagesarehigh.Thispulseisdelayedonegrammabledivider(alsocalleddivide-by-Ncircuit).ManyclockcycleandsynchronizedwiththeinvertedClksignalapplicatio

6、nsrequireaprogrammabledivisionratio,ex-intheDflip-flop.Alowoutputwillprohibitonenegativecludingtheuseofdivide-by-twostages.Inthispaper,wepulseoftheCZksignalfromreachingthefirstdivide-by-presentanovelarchitectureforbothadual-moduluspre-twostage.Aftercancelingoneclockpulse,itwilltakescalerandad

7、ivide-by-Ncircuit.eightclockpulsesbeforethedetectoroutputgoeslow,givingadivisionratioofnine.BysettingMlow,thede-SomeCMOSprescalershavebeenpresented[11-[3]withamaximumoperatingfrequencynotfarbehindbi-tectoroutputisalwayshighandtheprescalerdivi