a 1.2 ghz cmos dual-modulus prescaler using new dynamic d-type flip-flops

a 1.2 ghz cmos dual-modulus prescaler using new dynamic d-type flip-flops

ID:7282724

大小:518.20 KB

页数:4页

时间:2018-02-10

a 1.2 ghz cmos dual-modulus prescaler using new dynamic d-type flip-flops_第1页
a 1.2 ghz cmos dual-modulus prescaler using new dynamic d-type flip-flops_第2页
a 1.2 ghz cmos dual-modulus prescaler using new dynamic d-type flip-flops_第3页
a 1.2 ghz cmos dual-modulus prescaler using new dynamic d-type flip-flops_第4页
资源描述:

《a 1.2 ghz cmos dual-modulus prescaler using new dynamic d-type flip-flops》由会员上传分享,免费在线阅读,更多相关内容在工程资料-天天文库

1、IEEEJOURNALOFSOLID-STATECIRCUITS,VOL.31,NO.5,MAY1996149A1.2GHzCMOSDual-ModulusPrescalerUsingNewDynamicD-TypeFlip-FlopsByungsooChang,JoonbaePark,andWonchanKimAbstract-A1.2GHzdual-modulusprescalerICfabricatedwith0.8pmCMOStechnologyispresentedinthispaper.Thedual-moduluspres

2、calerincludesasynchronouscounter(di-DQvide-by-415)andanasynchronouscounter(divide-by-32).ADFF-3newdynamicD-flip-flop(DFF)isdevelopedforhigh-speedsyn-CLKQBIchronouscounter.Themaximumoperatingfrequencyof1.22GHzwithpowerconsumptionof25.5mWhasbeenmeasuredat5Vsupplyvoltage.I.

3、INTRODUCTIONI,IAHIGH-SPEEDprescalerICisessentialforwide-bandfrequencysynthesizersemployingthepulseswallow~-jF~F/F~Flmethod.Inthepulseswallowphase-lockedloop(PLL),thefast-varyingoutputofvoltage-controlledoscillator(VCO)isfedtotheprescalerdirectly.Accordingly,VCOFig.1.Bloc

4、kdiagramofthedual-modulusprescaler.andprescalerbecomelimitingfactorsindeterminingtheoperatingspeedofthePLL.Aprescaleroperatingatsev-consumptionaswellasthepropagationdelay.Themea-eralhundredmegahertzorabovewastraditionallybuiltsuredmaximumoperatingfrequencyandpowerconsump

5、-withSi-bipolarorGaAstechnology[l],[2].However,tionoftheprescalerare1.22GHzand25.5mWatthewiththescalingdownofMOStransistorsintheirfeaturesupplyvoltageof5V.size,CMOSprescalerIC’sandfrequencydividersoper-atingabovegigahertzrangehavebeenintroducedinpre-viousworks[3]-[5].11.

6、CIRCUITDESIGNTypically,adual-modulusprescalerisconstructedwithFig.1showsaschematicofthedesignedprescalerICtwoparts-asynchronouscounterandanasynchronousinthispaper.ItconsistsofthreeDFF’s,fivetoggle-flip-counter-toreducethenumberofflip-flopsoperatingatflops(TFF’s),inputand

7、outputcircuits,andseveralgates.highfrequencyandthepowerconsumption.Inthistwo-TheDFF’sandtheNANDgatesformadivide-by-4/5stageapproach,thesynchronouscounteristhecriticalpartcounter,andthechainedTFF’sformadivide-by-32indeterminingthespeedofaprescaler.Theoptimizationcounter.T

8、hefractionaldivisionratioisselectedaccord-ofD-flip-flop(DFF’s)inthesynchronouscounterises-ingtoamodesig

当前文档最多预览五页,下载文档查看全文

此文档下载收益归作者所有

当前文档最多预览五页,下载文档查看全文
温馨提示:
1. 部分包含数学公式或PPT动画的文件,查看预览时可能会显示错乱或异常,文件下载后无此问题,请放心下载。
2. 本文档由用户上传,版权归属用户,天天文库负责整理代发布。如果您对本文档版权有争议请及时联系客服。
3. 下载前请仔细阅读文档内容,确认文档内容符合您的需求后进行下载,若出现内容与标题不符可向本站投诉处理。
4. 下载文档时可能由于网络波动等原因无法下载或下载错误,付费完成后未能成功下载的用户请联系客服处理。