A 1.4 GHz differential low-noise CMOS frequency synthesizer using a wideband PLL architecture 英文文献资料

A 1.4 GHz differential low-noise CMOS frequency synthesizer using a wideband PLL architecture 英文文献资料

ID:39205137

大小:119.50 KB

页数:3页

时间:2019-06-27

A 1.4 GHz differential low-noise CMOS frequency synthesizer using a wideband PLL architecture 英文文献资料_第1页
A 1.4 GHz differential low-noise CMOS frequency synthesizer using a wideband PLL architecture 英文文献资料_第2页
A 1.4 GHz differential low-noise CMOS frequency synthesizer using a wideband PLL architecture 英文文献资料_第3页
资源描述:

《A 1.4 GHz differential low-noise CMOS frequency synthesizer using a wideband PLL architecture 英文文献资料》由会员上传分享,免费在线阅读,更多相关内容在学术论文-天天文库

1、TP12.5A1.4GHzDifferentialLow-NoiseCMOSFrequencySynthesizerusingaWidebandPLLArchitectureLiLin,LunsTee,PaulR.GrayUniv.ofCalifornia,Berkeley,CA.Thegrowingimportanceofwirelessmediaforvoiceanddataconnectedasshownwithdifferentialcontrols.Capacitancechangescomm

2、unicationsisdrivinganeedforhigherintegrationinpersonalofD1andD2duetocommon-modecontrolvoltageperturbationsarecommunicationstransceiverstoachievelowercost,smallerformfirst-ordercompensatedbyoppositechangesofD3andD4.Thefactor,andlowerpowerdissipation[1].On

3、eapproachtothisoscillationfrequencytothefirstorderdependsonlyonthedifferen-problemistointegratetheRFfunctionalityinlow-costCMOStialcontrolsratherthanthecommon-modecontrolvoltage.technologytogetherwiththebasebandtransceiverfunctions.Thisinturnrequiresinte

4、grationofthefrequencysynthesizerwithSpurioustonesresultingfromthefrequencycomparisonprocessdoenoughisolationfromsupplynoisetoallowittocoexistwithothernotgetmuchattenuationbytheloopfilterbecauseofthewideloopon-chiptransceivercircuitryandstillmeetthephasen

5、oiseperfor-bandwidth.Matchingofthecurrentsourcesinthechargepumpismancerequirementsoftheapplication.Thisdifferentialsynthe-criticalinminimizingthesetones.Figure12.5.2showsthecircuitsizerforblock-down-convertreceiversachievesimprovedlevelsofdiagramofthedif

6、ferentialchargepumpwithactiveloopfilter.FullphasenoiseandsupplyrejectionperformancethroughtheuseofswingUPandDNsignalsfromthephase/frequencydetector(PFD)fully-differentialarchitectureandawide-bandwidthPLL.outputareusedtocompletelyturnofftheswitchestominim

7、izetheleakagecurrentandhencemismatchoftheleakagecurrent.AnInconventionaldouble-conversionreceivers,theRFsynthesizeractiveloopfilterisusedsothatthesteady-statechargepumputilizesalow-phase-noiseVCOcoupledtoareferenceoscillatorbydifferentialoutputisalwaysze

8、roevenwhenalargecontrolvoltagealowbandwidthsynthesizerloop.ThelowbandwidthisdesirableisrequiredtodrivetheVCO.Acommon-modefeedback(CMFB)tominimizespurioustonesintheoutputfrequencyspectrumthatcircuitsetsthechargepumpoutputco

当前文档最多预览五页,下载文档查看全文

此文档下载收益归作者所有

当前文档最多预览五页,下载文档查看全文
温馨提示:
1. 部分包含数学公式或PPT动画的文件,查看预览时可能会显示错乱或异常,文件下载后无此问题,请放心下载。
2. 本文档由用户上传,版权归属用户,天天文库负责整理代发布。如果您对本文档版权有争议请及时联系客服。
3. 下载前请仔细阅读文档内容,确认文档内容符合您的需求后进行下载,若出现内容与标题不符可向本站投诉处理。
4. 下载文档时可能由于网络波动等原因无法下载或下载错误,付费完成后未能成功下载的用户请联系客服处理。