a 21-ghz 8-modulus prescaler and a 20-ghz phase-locked loop fabricated in 130-nm cmos

a 21-ghz 8-modulus prescaler and a 20-ghz phase-locked loop fabricated in 130-nm cmos

ID:7266833

大小:1.73 MB

页数:10页

时间:2018-02-09

a 21-ghz 8-modulus prescaler and a 20-ghz phase-locked loop fabricated in 130-nm cmos_第1页
a 21-ghz 8-modulus prescaler and a 20-ghz phase-locked loop fabricated in 130-nm cmos_第2页
a 21-ghz 8-modulus prescaler and a 20-ghz phase-locked loop fabricated in 130-nm cmos_第3页
a 21-ghz 8-modulus prescaler and a 20-ghz phase-locked loop fabricated in 130-nm cmos_第4页
a 21-ghz 8-modulus prescaler and a 20-ghz phase-locked loop fabricated in 130-nm cmos_第5页
资源描述:

《a 21-ghz 8-modulus prescaler and a 20-ghz phase-locked loop fabricated in 130-nm cmos》由会员上传分享,免费在线阅读,更多相关内容在工程资料-天天文库

1、1240IEEEJOURNALOFSOLID-STATECIRCUITS,VOL.42,NO.6,JUNE2007A21-GHz8-ModulusPrescaleranda20-GHzPhase-LockedLoopFabricatedin130-nmCMOSYanpingDing,StudentMember,IEEE,andKennethK.O,SeniorMember,IEEEAbstract—A1.5-V256-2638-modulusprescaleranda1.5-VIntermsofPLLswhoseout

2、putfrequenciescanbecontrolled,integer-Nphase-lockedloop(PLL)witheightdifferentoutputnoneoperatingat20-GHzfrequencyhavebeenreported.Afrequencieshavebeenimplementedina0.13-mfoundryCMOSfractional-NPLLfabricatedin130-nmCMOSachievestheprocess.Thesynchronousdivide-by-

3、4/5circuitusescurrentmodehighestoperatingfrequencyof13GHz[7].Inthisdesign,alogic(CML)D-flip-flopswithresistiveloadstoachieve21-GHzmaximumoperatingfrequencyatinputpowerof0dBm.Thephase-selectingmultimodulusprescalerhasbeenused.Thedividerisusedtoimplementan8-modulusp

4、rescalerconsumingwholePLLconsumes60mWofpowerwhiletheprescaler6-mAcurrentand9-mWpower.Thisextremelylowpowerconsumes40mW.ACMLdual-modulusprescalerwithanconsumptionisachievedbyradicallydecreasingthesizesofextrafeedbacknetworkhasbeenreportedin[8].Thefeedbacktransist

5、orsinthedivider.Utilizingtheprescaler,acharge-pumpnetworksincreasetheoperatingfrequencyoftheprescalerinteger-NPLLhasbeendemonstratedwith20-GHzoutputfre-quency.Thein-bandphasenoiseofthePLLat60-kHzoffsetandto14GHz.Utilizingthisprescaler,a10.4-GHzPLLwasout-of-bandp

6、hasenoiseat10-MHzoffsetare80dBc/Hzanddemonstratedina0.18-mCMOStechnology.Theoperating116.1dBc/Hz,respectively.Thelockingrangeisfrom20.05tofrequenciesofthesePLLsaresubstantiallylowerthanthose21GHz.ThePLLconsumes15-mAcurrentand22.5-mWpowerwithafixeddivideratio.This

7、isprimarilyduetothelowerfroma1.5-Vpowersupply.maximumoperatingfrequencyofmultimodulusprescalers.IndexTerms—CMOS,dual-modulusprescaler,integer-Nphase-Thispaperpresentsalow-power21-GHz8-moduluslockedloop(PLL),lowpower,multimodulusprescaler.prescaleranditsapplicati

8、onina20-GHzinteger-NPLLthatcanbeusedinadual-conversiontransceiverforoperationinthe24-GHzISMband.ThisPLLcanbeusedinadual-con-I.INTRODUCTIONversionradiorequiringasingle

当前文档最多预览五页,下载文档查看全文

此文档下载收益归作者所有

当前文档最多预览五页,下载文档查看全文
温馨提示:
1. 部分包含数学公式或PPT动画的文件,查看预览时可能会显示错乱或异常,文件下载后无此问题,请放心下载。
2. 本文档由用户上传,版权归属用户,天天文库负责整理代发布。如果您对本文档版权有争议请及时联系客服。
3. 下载前请仔细阅读文档内容,确认文档内容符合您的需求后进行下载,若出现内容与标题不符可向本站投诉处理。
4. 下载文档时可能由于网络波动等原因无法下载或下载错误,付费完成后未能成功下载的用户请联系客服处理。