Design of New DSP Instructions and Their Hardware Architecture for High-Speed FFT

Design of New DSP Instructions and Their Hardware Architecture for High-Speed FFT

ID:39911017

大小:419.79 KB

页数:8页

时间:2019-07-14

Design of New DSP Instructions and Their Hardware Architecture for High-Speed FFT_第1页
Design of New DSP Instructions and Their Hardware Architecture for High-Speed FFT_第2页
Design of New DSP Instructions and Their Hardware Architecture for High-Speed FFT_第3页
Design of New DSP Instructions and Their Hardware Architecture for High-Speed FFT_第4页
Design of New DSP Instructions and Their Hardware Architecture for High-Speed FFT_第5页
资源描述:

《Design of New DSP Instructions and Their Hardware Architecture for High-Speed FFT》由会员上传分享,免费在线阅读,更多相关内容在学术论文-天天文库

1、JournalofVLSISignalProcessing33,247–254,2003c2003KluwerAcademicPublishers.ManufacturedinTheNetherlands.DesignofNewDSPInstructionsandTheirHardwareArchitectureforHigh-SpeedFFTJAESUNGLEEElectronicsandTelecommunicationsResearchInstitute,Daejeon305-250,KoreaMYUNGH.SUNWOO

2、SchoolofElectronicsEngineering,AjouUniversity,San5,Wonchun-Dong,Paldal-Ku,Suwon442-749,KoreaReceivedSeptember6,2001;RevisedApril8,2002;AcceptedMay15,2002Abstract.ThispaperpresentsnewDSP(DigitalSignalProcessor)instructionsandtheirhardwarearchitectureforhigh-speedFFT.T

3、heinstructionsperformnewoperationflows,whicharedifferentfromtheMAC(MultiplyandAccumulate)operationonwhichexistingDSPchipsheavilydepend.ThispaperproposestheDPU(DataProcessingUnit)supportingtheinstructionsandshowsittobetwotimesfasterthanexistingDSPchipsforFFT.Thearchite

4、cturehasbeenmodeledbytheVerilogHDLandlogicsynthesishasbeenperformedusingthe0.35µmstandardcelllibrary.Themaximumoperatingclockfrequencyisabout144.5MHzandthearchitecturewillbeemployedonanapplication-specificDSPchip.Keywords:fastFouriertransform,applicationspecificdigital

5、signalprocessor,OFDM,DMT1.Introductionavailable.Inparticular,twomodulationtechniquesarenecessarytoachievehigh-speeddatatransmissioninWiththerapidprogressofcommunicationtech-narrowbands,namelyOFDM(OrthogonalFrequencynologies,variouscommunicationsystemshavebeenDivision

6、Multiplexing)andDMT(DiscreteMulti-developed,suchasVDSL(Very-high-data-rateDigitalTone)[2],whichneedtoperformseveralhundredorSubscriberLine),cablemodem,andIMT-2000(Inter-thousandpointsofFFTwithinafewdozenµs.Com-nationalMobileTelecommunications-2000)basedonmercialDSPch

7、ipshavenotreachedtherequirementseitherWCDMA(WidebandCodeDivisionMultipleyet[3,4].Access)orCDMA2000.Oncetechnologiesandalgo-Tomeethigh-speedFFTcomputationsandtomin-rithmshavebeenthoroughlyfixedandverified,customimizethememoryrequirement,thispaperproposesASIC(Application

8、-SpecificIntegratedCircuit)chipsapplication-specificinstructionsandtheirhardwarehavebeenimplementedtoreducethecost,size,andarchitectu

当前文档最多预览五页,下载文档查看全文

此文档下载收益归作者所有

当前文档最多预览五页,下载文档查看全文
温馨提示:
1. 部分包含数学公式或PPT动画的文件,查看预览时可能会显示错乱或异常,文件下载后无此问题,请放心下载。
2. 本文档由用户上传,版权归属用户,天天文库负责整理代发布。如果您对本文档版权有争议请及时联系客服。
3. 下载前请仔细阅读文档内容,确认文档内容符合您的需求后进行下载,若出现内容与标题不符可向本站投诉处理。
4. 下载文档时可能由于网络波动等原因无法下载或下载错误,付费完成后未能成功下载的用户请联系客服处理。