A new frequency synthesis method based on flying adder architecture

A new frequency synthesis method based on flying adder architecture

ID:39831226

大小:417.91 KB

页数:5页

时间:2019-07-12

A new frequency synthesis method based on flying adder architecture_第1页
A new frequency synthesis method based on flying adder architecture_第2页
A new frequency synthesis method based on flying adder architecture_第3页
A new frequency synthesis method based on flying adder architecture_第4页
A new frequency synthesis method based on flying adder architecture_第5页
资源描述:

《A new frequency synthesis method based on flying adder architecture》由会员上传分享,免费在线阅读,更多相关内容在学术论文-天天文库

1、130IEEETRANSACTIONSONCIRCUITSANDSYSTEMS—II:ANALOGANDDIGITALSIGNALPROCESSING,VOL.50,NO.3,MARCH2003TransactionsBriefs__________________________________________________________________ANewFrequencySynthesisMethodBasedon“Flying-Adder”ArchitectureLimingXiuandZhihongYouAbstract—The“flying-adder”frequency

2、andphasesynthesisarchitec-turewaspresentedinpaperspublishedbyMairandXiuin2000andXiuandYouin2002.Thisarchitecturecontainsmanyexcellentfeaturesanditcanbeimplemented/integratedeasilyinaverylargescaleintegrationsystem.However,ithasadrawbackofinherentjitterontheoutputfre-quency,duetothefrequencymodulati

3、onoftheoutputfrequency.ThisbriefFig.1.Blockdiagramofthenewmethod.presentsanewfrequencysynthesismethodthateliminatessuchjitter.Thefrequencyaccuracyofthisnewarchitectureisstudied;subsequently,thefrequencyerrorupperboundisfound.Furthermore,itleadstothedevel-opmentofaschemethatcanbeusedtoderivethefrequ

4、encyerrordistribu-ortion.Thecomparisonto“integer-N”and“fractional-N”phase-lockedloopTFREQ=(2)(PLL)basedfrequencysynthesistechniquesisalsopresented.1IndexTerms—Flying-adder,fractional-Nphase-lockedloop(PLL),fre-whereT=1=fisthedesiredfrequency,1isthetimedifferencequencyaccuracy,frequencysynthesis,int

5、eger-Nphase-lockedloop(PLL).betweentwoadjacentVCOoutputs.FREQisthedigitalcontrolwordforfrequency.Examplescanbefoundin[1].I.INTRODUCTIONC.InherentJitter[1]The“flying-adder”architectureisanewwayoffrequencyandphase1)Peak-to-PeakJitter(delay)synthesis.Comparingtoconventionalfrequencysynthesismethods,th

6、isarchitectureoffersmanyuniquefeaturessuchastheJpk0pk=1(3)flexibilityofchangingoutputfrequencyinstantlywithoutanydynamicprocess,anyfrequencycanbeachievedwithpredestinedaccuracy,2)JitterMeanvariousphase-shiftedandduty-cycleversionsoftheoutputsignalcanbegenerated,theincrementalvaluecanbeeasilymodulat

7、edtoproduceJmean=0(4)ahighlyaccurateandpredictablespreadspectrumclocksource,andetc.Amongthese,themostdistinguishfeatureis“anyfrequencycanbe3)rmsJitterachievedwithpredestinedaccuracy.”Thisisachievedbymodulat

当前文档最多预览五页,下载文档查看全文

此文档下载收益归作者所有

当前文档最多预览五页,下载文档查看全文
温馨提示:
1. 部分包含数学公式或PPT动画的文件,查看预览时可能会显示错乱或异常,文件下载后无此问题,请放心下载。
2. 本文档由用户上传,版权归属用户,天天文库负责整理代发布。如果您对本文档版权有争议请及时联系客服。
3. 下载前请仔细阅读文档内容,确认文档内容符合您的需求后进行下载,若出现内容与标题不符可向本站投诉处理。
4. 下载文档时可能由于网络波动等原因无法下载或下载错误,付费完成后未能成功下载的用户请联系客服处理。