VHDL 附2 Xilinx软件操作ppt课件.ppt

VHDL 附2 Xilinx软件操作ppt课件.ppt

ID:58878929

大小:1.38 MB

页数:44页

时间:2020-09-30

VHDL 附2 Xilinx软件操作ppt课件.ppt_第1页
VHDL 附2 Xilinx软件操作ppt课件.ppt_第2页
VHDL 附2 Xilinx软件操作ppt课件.ppt_第3页
VHDL 附2 Xilinx软件操作ppt课件.ppt_第4页
VHDL 附2 Xilinx软件操作ppt课件.ppt_第5页
资源描述:

《VHDL 附2 Xilinx软件操作ppt课件.ppt》由会员上传分享,免费在线阅读,更多相关内容在教育资源-天天文库

1、XilinxISEIntroductionComputerAidedDesign(CAD)softwaremakesiteasytoimplementadesiredlogiccircuitbyusingaprogrammablelogicdevice,suchasafield-programmablegatearray(FPGA)chip.2FPGACADflow3involvesthefollowingbasicsteps:DesignEntry–thedesiredcircuitisspecifiedeitherbyusi

2、ngahardwaredescriptionlanguage,suchasVerilogorVHDL,orbymeansofaschematicdiagram(原理图)Synthesis–theCADSynthesistoolsynthesizesthecircuitintoanetlistthatgivesthelogicelements(LEs)neededtorealizethecircuitandtheconnectionsbetweentheLEsFunctionalSimulation–thesynthesizedc

3、ircuitistestedtoverifyitsfunctionalcorrectness;thesimulationdoesnottakeintoaccountanytimingissues4Fitting(装配)–theCADFittertooldeterminestheplacementoftheLEsdefinedinthenetlistintotheLEsinanactualFPGAchip;italsochoosesroutingwiresinthechiptomaketherequiredconnectionsb

4、etweenspecificLEsTimingAnalysis–propagationdelays(传播延迟)alongthevariouspathsinthefittedcircuitareanalyzedtoprovideanindicationoftheexpectedperformanceofthecircuitTimingSimulation–thefittedcircuitistestedtoverifybothitsfunctionalcorrectnessandtimingProgrammingandConfig

5、uration–thedesignedcircuitisimplementedinaphysicalFPGAchipbyprogrammingtheconfigurationswitchesthatconfiguretheLEsandestablishtherequiredwiringconnections5XilinxISEDesignSuite10.1InstallationFiles=>8GBxilinx10.1.isz(xilinx10.1.i01)Sp:10_1_03_win.exeInstallationproces

6、s=>3hoursSpacerequiredforinstallation=>10GB6.5GBMustbeinstalled67891011PatchISEPatch:10_1_03_win.exeEDKPatch:10.1_03_edk_nt.exeise_101_ip_update3_install.isoDSP_Tools_10_1_03_win32.exeRequiredOptional12131.NewProjectFileNewProject14不含中文151617182.NewSourceRightclick19

7、20213.SaveFileName=EntityName224.Synthesize&ImplementDesignRightClick231)RightClick2)Run24ViewSynthesisReport255.SimulationImplementationBehavioralSimulation266.NewSimulationSourceRightClickNewSource27282930ABCZ00000010010101111000101111001111LeftClick->InvertPattern

8、Wizard31RightClick->EditValue32336.5NewVHDLTestBench343536377.XilinxISESimulator1)RightClick2)Run38SimulationResultABCZ000000100101

当前文档最多预览五页,下载文档查看全文

此文档下载收益归作者所有

当前文档最多预览五页,下载文档查看全文
温馨提示:
1. 部分包含数学公式或PPT动画的文件,查看预览时可能会显示错乱或异常,文件下载后无此问题,请放心下载。
2. 本文档由用户上传,版权归属用户,天天文库负责整理代发布。如果您对本文档版权有争议请及时联系客服。
3. 下载前请仔细阅读文档内容,确认文档内容符合您的需求后进行下载,若出现内容与标题不符可向本站投诉处理。
4. 下载文档时可能由于网络波动等原因无法下载或下载错误,付费完成后未能成功下载的用户请联系客服处理。