欢迎来到天天文库
浏览记录
ID:40254520
大小:734.71 KB
页数:7页
时间:2019-07-29
《A 2-terminal vertical memory cell for large-volume random access memory applications—revised-0225》由会员上传分享,免费在线阅读,更多相关内容在学术论文-天天文库。
1、A2-terminalverticalmemorycellforlargevolumerandomaccessmemoryapplicationsXiaodongTong,JunLuo,HaoWu,LichuanZhao,GuileiWang,HuicaiZhongandQingqingLiangInstituteofMicroelectronicsofChineseAcademyofSciencesBeijing,Chinatongxiaodong@ime.ac.cn2Abstract—Randomaccessmemorycellwith1F(Fisthelen
2、gthofhalfpitch)activecellareatoincreasetheintegrationdensityandII.NEWMEMORYCELLCONCEPTsimplifytheprocessflowisproposedinthiswork.Deca-nanosecondlevelprogrammingcharacterizationformemorycellsAsshowninFigure1(a),thenewmemorycellusesasimplepreparedbysimpleCMOS-compatibleprocesswasconduct
3、ed.verticalPNPNdiodestructure.ItexhibitsahysteresisloopasHighcyclicenduranceandgoodanti-disturbcapabilityoftheshowninFigure1(b),whichiswellknownaslatch-upeffectinproposedmemorycellwasdemonstrated.Moreover,thememoryCMOStechnology[3].Whenthevoltagebetweenanodeandarraywithcross-pointdesi
4、gnintegratedwiththeproposedcellscathode(VAC)increasesintheforwarddirection,thememorywasstudiedandsimulated,whichverifiesthatthememorycellcellstaysatalow-conductancebranchuntilVACincreasestohasgreatpotentialfortheapplicationsoflargevolume,lowcostthelatch-upvoltage(VLU).AtVLU,theinheren
5、tpositiveembeddedorstandalonememory.feedbackhappensandthecurrentflowingthroughthememorycell(IA)increasessignificantly.Then,thememorycellgetsintoI.INTRODUCTIONahigh-conductancebranchandislatcheduntilVACreturnstoARGEvolumerandomaccessmemoryisanindispensablethelatch-downvoltage(VLD)asVAC
6、decreasesinreverseLpartinhighperformanceelectronicsystem.Dynamicdirection,resultinginabi-stableregionbetweenVLDandVLUrandomaccessmemory(DRAM)with1T1Cunitisthe[4].Thememorizationmechanismisasfollowing.WhenVACmainstreaminthelargevolumerandomaccessmemoryregionisappliedatastandbyvoltage(V
7、ST)betweenVLDandVLU,[1].TheperformanceoftheconventionalDRAMisprimarilytherearetwostablestatesfortheleakagecurrentthatcanbelimitedbythepassivecapacitorwhichactsasthestoragedefinedas“1”or“0”(I1orI0respectively).“1”or“0”statecandevicewithoutaninternalgain.DRAMreadingoperationisbestablyco
8、nserv
此文档下载收益归作者所有