eda实验指导书全(verilog版)6

eda实验指导书全(verilog版)6

ID:36018985

大小:624.50 KB

页数:17页

时间:2019-04-29

eda实验指导书全(verilog版)6_第1页
eda实验指导书全(verilog版)6_第2页
eda实验指导书全(verilog版)6_第3页
eda实验指导书全(verilog版)6_第4页
eda实验指导书全(verilog版)6_第5页
资源描述:

《eda实验指导书全(verilog版)6》由会员上传分享,免费在线阅读,更多相关内容在教育资源-天天文库

1、课程设计任务书(2011~2012第一学年)设计题目:EDA与数字系统课程设计学院名称:电气与自动化工程学院专业(班级):电气及其自动化工程专业2班姓名(学号):刘剑峰20092243起止日期:2011/12/6~2011/12/10指导教师:刘春胡存刚系(教研室)负责人下发任务书日期2011年12月10日16课程设计任务书设计题目EDA与数字系统课程设计主要内容了解各种PLD器件的基本结构,掌握MAX+Plus2的使用方法,用图形输入法和VerilogHDL完成规定的基本练习题,在此基础上完成一个数字系统

2、设计题的设计、仿真、下载(FPGA实现)。应收集的资料1.《EDA与数字系统设计》李国丽朱维勇栾铭主编2.《数字电子技术基础》阎石主编设计进度计划讲课:EDA简介实验一:Max+Plus2使用练习,完成一个简单门电路的图形设计输入、编译、仿真、管脚分配、下载。实验二:图形设计输入3-8译码器,同步十进制加法计数器、同步六十进制计数器。设计输入、编译、仿真、管脚分配、下载。实验三:图形设计输入用六十进制计数器制作十二进制计数器(01~12)和二十四进制计数器(00~23)。设计输入、编译、仿真、管脚分配、下载

3、。实验四:完成实验二的VerilogHDL设计输入。讲课:扫描显示电路原理,数码管驱动方式,对应于实验箱的扫描模块介绍。实验五:例1-4-1设计一个电路,使八个数码管依次显示0、1、2、…A、B、…E、F。例1-4-2设计一个电路,使两个数码管显示1~12的十二进制计数,两个数码管显示0~59的六十进制计数。讲课:布置一个数字系统设计题,讲解设计要求、原理框图、设计提示。方案设计、设计调试、下载验证。(12学时)设计考核验收,写课程设计报告。(4学时),主要参考文献1李国丽,朱维勇.电子技术实验指导书.合肥

4、:中国科技大学出版社,20002王金明编,杨吉斌.数字系统设计与VerilogHDL.北京:电子工业出版社,20023潘松,黄继业.EDA技术实用教程.北京:科学出版社,2002指导教师意见按照设计进度计划要求完成每一步任务备注16目录摘要································································3关键词······························································3引言···

5、·····························································3EDA简介····························································3Max+plus2简介······················································3一、图形输入·······················································3

6、图形输入操作方法····················································3实验一······························································5实验二······························································6实验三····························································

7、··6实验四······························································716实验五······························································7实验六······························································8一、VHDL输入·············································

8、··········8VHDL输入操作方法···················································93线-8线译码器······················································916进制加法计数器···················································9半加器········

当前文档最多预览五页,下载文档查看全文

此文档下载收益归作者所有

当前文档最多预览五页,下载文档查看全文
温馨提示:
1. 部分包含数学公式或PPT动画的文件,查看预览时可能会显示错乱或异常,文件下载后无此问题,请放心下载。
2. 本文档由用户上传,版权归属用户,天天文库负责整理代发布。如果您对本文档版权有争议请及时联系客服。
3. 下载前请仔细阅读文档内容,确认文档内容符合您的需求后进行下载,若出现内容与标题不符可向本站投诉处理。
4. 下载文档时可能由于网络波动等原因无法下载或下载错误,付费完成后未能成功下载的用户请联系客服处理。