FPGA流水线设计

FPGA流水线设计

ID:43484910

大小:217.02 KB

页数:6页

时间:2019-10-07

FPGA流水线设计_第1页
FPGA流水线设计_第2页
FPGA流水线设计_第3页
FPGA流水线设计_第4页
FPGA流水线设计_第5页
资源描述:

《FPGA流水线设计》由会员上传分享,免费在线阅读,更多相关内容在行业资料-天天文库

1、DesignofVeryDeepPipelinedMultipliersforFPGAsAlexPanato,SandroSilva,FlávioWagner,MarceloJohann,RicardoReis,SergioBampiUniversidadeFederaldoRioGrandedoSul-InstitutodeInformáticaAvBentoGonçalves,9500,BlocoIV,PortoAlegre,RS,Brazile-mail:

2、,johann,reis,bampi>@inf.ufrgs.brAbstractInthisworkweinvestigateamethodologytodesignthedeepestpipelinedcircuitsinFPGAs,startingfromVHDL.FPGAdeviceshavesomespecificcharacteristicsthatThisworkinvestigatestheuseofverydeeppipelinesforallowthedesignertoimplemen

3、ta"gatelevel"pipelineimplementingcircuitsinFPGAs,whereeachpipelinewithoptimalperformance,theonlyremarkbeingthatthestageislimitedtoasingleFPGAlogicelement(LE).Thewordgateheremeansany4-inputfunctionwithasinglearchitectureandVHDLdesignofaparameterizedinteger

4、output.LongerstageswillpresenttwicethedelayoflogicarraymultiplierispresentedandalsoanIEEE754elementsandwilluseanoutsideconnection.Shortercompliant32-bitfloating-pointmultiplier.WeshowhowtostagesdonottakeadvantageofthefactthattheFPGAcellwriteVHDLcellsthati

5、mplementsuchapproach,andhowcanimplementanyfunctionwiththesamedelay.Theideathearraymultiplierarchitecturewasadapted.SynthesisalreadyappearsinanAlteraApplicationBrief[3],butweandsimulationwereperformedforAlteraApex20KEdidnotfinddescriptionsandresultsofameth

6、odologyordevices,althoughtheVHDLcodeshouldbeportabletoimplementationanywhereelse.otherdevices.Forthisfamily,a16bitintegermultiplierDespitethefactthatFPGAarchitecturesdifferfromachievesafrequencyof266MHz,whilethefloatingpointvendortovendor,theystillpresent

7、asetofbasiccommonunitreaches235MHz,performing235MFLOPSinanfeaturesthatallowbuildinggatelevelpipelinesinVHDL.FPGA.Additionalcellsareinsertedtosynchronizedata,Bydoingso,itispossibletoreuseandmapthedesigntowhatimposessignificantareapenalties.Thisandothermany

8、differentdevices,andreuseitatthepressofaconsiderationstoapplythetechniqueinrealdesignsarebutton,incontrasttothefullcustomapproachalsoaddressed.Asacasestudy,wedevelopedanarchitectureforintegermultiplicationthatexploi

当前文档最多预览五页,下载文档查看全文

此文档下载收益归作者所有

当前文档最多预览五页,下载文档查看全文
温馨提示:
1. 部分包含数学公式或PPT动画的文件,查看预览时可能会显示错乱或异常,文件下载后无此问题,请放心下载。
2. 本文档由用户上传,版权归属用户,天天文库负责整理代发布。如果您对本文档版权有争议请及时联系客服。
3. 下载前请仔细阅读文档内容,确认文档内容符合您的需求后进行下载,若出现内容与标题不符可向本站投诉处理。
4. 下载文档时可能由于网络波动等原因无法下载或下载错误,付费完成后未能成功下载的用户请联系客服处理。