返回
A Wide Power Supply Range, Wide Tuning Range, All Static CMOS All Digital PLL in 65 nm SOI

A Wide Power Supply Range, Wide Tuning Range, All Static CMOS All Digital PLL in 65 nm SOI

ID：39831373

大小：1.30 MB

页数：10页

时间：2019-07-12

A Wide Power Supply Range, Wide Tuning Range, All Static CMOS All Digital PLL in 65 nm SOI_第1页
A Wide Power Supply Range, Wide Tuning Range, All Static CMOS All Digital PLL in 65 nm SOI_第2页
A Wide Power Supply Range, Wide Tuning Range, All Static CMOS All Digital PLL in 65 nm SOI_第3页
A Wide Power Supply Range, Wide Tuning Range, All Static CMOS All Digital PLL in 65 nm SOI_第4页
A Wide Power Supply Range, Wide Tuning Range, All Static CMOS All Digital PLL in 65 nm SOI_第5页
资源描述：

《A Wide Power Supply Range, Wide Tuning Range, All Static CMOS All Digital PLL in 65 nm SOI》由会员上传分享，免费在线阅读，更多相关内容在学术论文-天天文库。

1、42IEEEJOURNALOFSOLID-STATECIRCUITS,VOL.43,NO.1,JANUARY2008AWidePowerSupplyRange,WideTuningRange,AllStaticCMOSAllDigitalPLLin65nmSOIJoséA.Tierno,AlexanderV.Rylyakov,Member,IEEE,andDanielJ.Friedman,Member,IEEEAbstract—AnallstaticCMOSADPLLfabricatedin65nmInthispaper,wedescribeaPLLreal

2、izationthatisdigital,digitalCMOSSOItechnologyhasafullyprogrammablepropor-thusavoidingtheissuesassociatedwithanalogPLLsintendedtional-integral-differential(PID)loopfilterandfeaturesathirdforuseinpredominantlydigitalchips.Becausethedigitalprop-orderdeltasigmamodulator.TheDCOisathreest

3、age,staticin-ertiesofthetechnologysunderlyingdevicestendtodegradeverterbasedringoscillatorprogrammablein768frequencysteps.TheADPLLlockrangeis500MHzto8GHzat1.3Vand25C,moregracefullywithreducedsupplyvoltagethandothecrit-and90MHzto1.2GHzat0.5Vand100C.TheICdissipatesicalanalogpropertie

4、s,thisPLLmayalsobewell-suitedtoap-8mW/GHzat1.2Vand1.6mW/GHzat0.5V.Thesynthesizedplicationsdemandingultra-lowsupplyvoltages.Keyelements4GHzclockhasaperiodjitterof0.7psrms,andlongtermjitterofthedesignincludeabang-bangphase/frequencydetector,theof6psrms.Thephasenoiseundernominaloperat

5、ingconditionsuseofunderflowsandoverflowsfromthefilterarithmeticunitsis112dBc/Hzmeasuredata10MHzoffsetfroma4GHzcenterfrequency.Thetotalcircuitareais200m150m.toenableacompactfilter/DCOcontrolimplementation,andaringoscillatorcomprisedofmultipledigitallycontrolledunits.IndexTerms—Bang-bang

6、phaseandfrequencydetectors,digitalphaselockedloops,phaselockedloops.Thepaperisorganizedasfollows.SectionIIdescribesthear-chitectureandschematic-leveldesignoftheDPLL.SectionIIIdescribesthephysicaldesignofthecircuit.InSectionIV,hard-I.INTRODUCTIONwaremeasurementsoftheDPLLoperatinginv

7、ariousmodesandsupplyvoltagedomainsarepresented.SectionVpresentsasummaryandconclusionsregardingthiswork.OMPLEXdigitalcircuitssuchasmicroprocessorstypi-Ccallyrequiresupportcircuitrythathastraditionallybeenrealizedusinganalogormixed-signalmacros.Acriticalex-II.ARCHITECTUREampleofsucha

8、supportcircuitisthephaselo

当前文档最多预览五页，下载文档查看全文

此文档下载收益归作者所有

当前文档最多预览五页，下载文档查看全文
温馨提示：
1. 部分包含数学公式或PPT动画的文件，查看预览时可能会显示错乱或异常，文件下载后无此问题，请放心下载。
2. 本文档由用户上传，版权归属用户，天天文库负责整理代发布。如果您对本文档版权有争议请及时联系客服。
3. 下载前请仔细阅读文档内容，确认文档内容符合您的需求后进行下载，若出现内容与标题不符可向本站投诉处理。
4. 下载文档时可能由于网络波动等原因无法下载或下载错误，付费完成后未能成功下载的用户请联系客服处理。