A novel all-digital PLL with software adaptive filter

A novel all-digital PLL with software adaptive filter

ID:39831233

大小:525.14 KB

页数:8页

时间:2019-07-12

A novel all-digital PLL with software adaptive filter_第1页
A novel all-digital PLL with software adaptive filter_第2页
A novel all-digital PLL with software adaptive filter_第3页
A novel all-digital PLL with software adaptive filter_第4页
A novel all-digital PLL with software adaptive filter_第5页
资源描述:

《A novel all-digital PLL with software adaptive filter》由会员上传分享,免费在线阅读,更多相关内容在学术论文-天天文库

1、476IEEEJOURNALOFSOLID-STATECIRCUITS,VOL.39,NO.3,MARCH2004ANovelAll-DigitalPLLWithSoftwareAdaptiveFilterLimingXiu,SeniorMember,IEEE,WenLi,Member,IEEE,JasonMeiners,Member,IEEE,andRajithaPadakanti,Member,IEEEAbstract—Thephase-lockedloop(PLL)isoneofthekeybui

2、ldingblocksofmodernelectronicdesigns.ThispaperpresentsanovelPLLstructurethatutilizesa“flying-adder”frequencysynthesizerasitsdigitalcontroloscillator(DCO),asoftwareimplementedadaptiveIIRfilterasitsloopfilter,andauniquecounterasitsphasedetector.Thisall-dig

3、italPLL(ADPLL)achievedthedesiredfunctionalitywithadditionaladvantagesincludingnooff-chipRandCcomponentsrequired,dynamiccontroloftheloopgainonthefly,easyimplementationonthedigitalCMOSprocess.ThispaperpresentsdetaileddescriptionsofeachcomponentofthisADPLL;

4、italsopresentsthesystemmodelingin-domain,bymappingfrom-domain,fordynamicresponse,stability,andsteady-stateerrorstudy.IndexTerms—Adaptivefilter,flying-adder,frequencysynthe-Fig.1.Graphicdigitizersystem.sizer,phasedetector,phase-lockedloop.I.INTRODUCTIONOS

5、TpresentdigitalelectronicsystemsaredesignedMinsynchronousdesignstyle.Formixed-signaldesignswithanalogcomponents(ADC,DAC,etc.)onchip,theanalogcomponentsusuallyalsoworksynchronouslywithclockedge.ClockgenerationisoneofthemostimportantissuesinmodernVLSIdesig

6、nsandthephase-lockedloop(PLL)isthekeyelementinthispuzzle.Forexample,Fig.1istheblockdiagramofagraphicdigitizersystemthatconvertsanalogvideoFig.2.BlockdiagramoftheADPLL.waveformstodigitalsignalsforLCDmonitorsanddigitalTVapplications.Boththedigitalblocksand

7、theADCsoperateonisthesteady-stateerrorstudy.TherealADPLLimplementationvariousclocksgeneratedbytheon-chipPLL.isshowninSectionV.Inthissystem,thePLLneedstolocktothehorizontalsyn-chronization(HS)signalandgeneratethepixelclockfortheII.COMPONENTSOFTHEADPLLADCs

8、,andotherclocksforvariousdigitalfunctionblocks.ThisA.Second-OrderSystemPLLcanbeconstructedasaconventionalPLLwithananalogvoltage-controlledoscillator(VCO)andananalogloopfilter.Fig.2istheblockdiagramofthisADPLL.Asshown,itisA

当前文档最多预览五页,下载文档查看全文

此文档下载收益归作者所有

当前文档最多预览五页,下载文档查看全文
温馨提示:
1. 部分包含数学公式或PPT动画的文件,查看预览时可能会显示错乱或异常,文件下载后无此问题,请放心下载。
2. 本文档由用户上传,版权归属用户,天天文库负责整理代发布。如果您对本文档版权有争议请及时联系客服。
3. 下载前请仔细阅读文档内容,确认文档内容符合您的需求后进行下载,若出现内容与标题不符可向本站投诉处理。
4. 下载文档时可能由于网络波动等原因无法下载或下载错误,付费完成后未能成功下载的用户请联系客服处理。