低电压下纳米sram的分析和设计

低电压下纳米sram的分析和设计

ID:31516189

大小:3.76 MB

页数:89页

时间:2019-01-12

低电压下纳米sram的分析和设计_第1页
低电压下纳米sram的分析和设计_第2页
低电压下纳米sram的分析和设计_第3页
低电压下纳米sram的分析和设计_第4页
低电压下纳米sram的分析和设计_第5页
低电压下纳米sram的分析和设计_第6页
低电压下纳米sram的分析和设计_第7页
低电压下纳米sram的分析和设计_第8页
低电压下纳米sram的分析和设计_第9页
低电压下纳米sram的分析和设计_第10页
资源描述:

《低电压下纳米sram的分析和设计》由会员上传分享,免费在线阅读,更多相关内容在学术论文-天天文库

1、上海交通大学硕士学位论文THERESEARCHANDDESIGN OFNANO-SCALESRAMINLOWSUPPLYVOLTAGEABSTRACTWiththefeaturesizefallingintonano-scale,theintegrationofchipandtheoperationspeedofthetransistorhavebeenimprovedsignificantly.However,powerconsumptionwillincrease.Duetotheuseofmobilephonesandothermobiledevices,thedemandf

2、orlowingpowerisincreasing.Reducingthesupplyvoltageisaneffectivewaytodecreasingpowerconsumption.However,withthesupplyvoltagereduced,theperformanceofSRAMwillbeinfluenced.Therefore,theresearchofSRAMinlowsupplyvoltageisveryimportant.ThemaintargetofthispaperistoimprovetheperformanceofSRAMinlowsuppl

3、yvoltage.AfterstudyingaboutSRAMstructure,weanalyzetheimpactonSRAMbythemethodoflowingvoltage.Then,somekindsofreadandwriteassistcircuitshavebeenintroduced,andcomparedtheiradvantageanddisadvantage.Theimprovementbynegativebitlineisobvious,anditssideeffectissmall.So,thenegativebit-linevoltage(NBLV)

4、schemebecomesthemainobjectofthispaper.ConventionalNBLVschemegeneratesnegativevoltagebyusingcapacitorcouplingprinciples.Theabsolutevalueofthenegativevoltagewillincreasewithsupplyvoltagerising,Thiswillcausesomeproblem,suchaswritingtheerrordataintothebitcellmistakenly,anddegradingthegateoxidereli

5、abilityofthepass-gatedevice,etc.Inthispaper,apre-dischargenegativebit-linevoltage(PDNBLV)schemeispresentedtosolvetheproblemsarisingfromconventionalNBLV.Byreducingvoltagedifferencebetweenthetwoportsofthecapacitorwhichisusedtogeneratenegativevoltageathighsupplyvoltage,theabsolutevalueofnegativev

6、oltagegeneratedbyII万方数据上海交通大学硕士学位论文PDNBLVislowerthanconventionalNBLV,whilethereisnoeffectatlowsupplyvoltage.Furthermore,weproposetrackingbit-linevoltagecircuittocontrolthetimingofgeneratingnegativevoltageaccurately,andsharedcircuitapproachtosavetheareaandpowerconsumption.TheproposedPDNBLVschem

7、eisimplementedinTSMC40nmCMOStechnology.Theresultshowsthattheschemeimprovesthewriteabilityinlowsupplyvoltage.Thelowestoperationvoltagecanbedropto0.6V.AndPDNBLVmakesthenegativevoltagesuppressedinareasonablerange,whichcansignificantlyexten

当前文档最多预览五页,下载文档查看全文

此文档下载收益归作者所有

当前文档最多预览五页,下载文档查看全文
温馨提示:
1. 部分包含数学公式或PPT动画的文件,查看预览时可能会显示错乱或异常,文件下载后无此问题,请放心下载。
2. 本文档由用户上传,版权归属用户,天天文库负责整理代发布。如果您对本文档版权有争议请及时联系客服。
3. 下载前请仔细阅读文档内容,确认文档内容符合您的需求后进行下载,若出现内容与标题不符可向本站投诉处理。
4. 下载文档时可能由于网络波动等原因无法下载或下载错误,付费完成后未能成功下载的用户请联系客服处理。