Effective Flash-SAR Subranging ADC

Effective Flash-SAR Subranging ADC

ID:39065617

大小:287.15 KB

页数:5页

时间:2019-06-24

Effective Flash-SAR Subranging ADC_第1页
Effective Flash-SAR Subranging ADC_第2页
Effective Flash-SAR Subranging ADC_第3页
Effective Flash-SAR Subranging ADC_第4页
Effective Flash-SAR Subranging ADC_第5页
资源描述:

《Effective Flash-SAR Subranging ADC》由会员上传分享,免费在线阅读,更多相关内容在学术论文-天天文库

1、IEEETRANSACTIONSONCIRCUITSANDSYSTEMSII:EXPRESSBRIEFS,VOL.57,NO.8,AUGUST2010607DesignandExperimentalVerificationofaPowerEffectiveFlash-SARSubrangingADCU-FatChio,StudentMember,IEEE,He-GongWei,StudentMember,IEEE,YanZhu,StudentMember,IEEE,Sai-WengSin,Member,IEEE,Seng-PanU,SeniorMem

2、ber,IEEE,R.P.Martins,Fellow,IEEE,andFrancoMaloberti,Fellow,IEEEAbstractThisbriefpresentsthearchitecturalconceptofanTheoptimumspeedofSARconvertersiscontrolledbytheoptimalsubrangingADC,obtainedwiththecascadeofaFlashsingle-bittimeconversionthatforagiventechnologyandres-andaSAR,wh

3、ichisalsoexploredthroughitspracticaldesignolution,achievesmaximumpowereffectiveness.Forexample,andexperimentalconfirmation.Thesolutiondoublestheoptimalthe90-nmCMOStechnologypermitsthedesignof9-bitSARspeedofoperationoftheSARADCsattherelativelowpowerwith50MHzconversionspeed[5].Ab

4、ovethatlimit,itwouldcostofalow-resolutionFlash.Thedigitalcorrectionmethodandacapacitor-basedDACensurenondemandingrequirementsforbenecessarytousemoreingeniouscircuitschemes.theFlash.TheeffectivenessofthearchitectureisverifiedinaTheFlashconverterisnormallyviewedasapowerhungry90-n

5、mCMOSchipwhoseactivecoreareais0.64mm2.TheADCsolutionbecauseitrequiresanumberofcomparatorsthatobtainsapeakSNDRof51.8dBandSFDRof63.4dBat90MS/sincreaseexponentiallywiththenumberofbits.However,theconsuming13.5mWfroma0.9-Vsupply.MeasuredDNLandINLpowerconsumedbycomparatorsisonlylarg

6、eatveryhighare0.87LSBand1.55LSB,respectively.speedandhighresolution.Formediumresolution(e.g.,5-bit),IndexTermsAnalog-to-digitalconverter(ADC),digitalerrorthepowerrequestedisrelativelylowifthespeedisnotverycorrection(DEC),FlashADC,SARADC,subrangingADC.high;consequently,preampli

7、fiersdonotneedalargegain.ThisbriefverifiesonsiliconwithexperimentalresultsaI.INTRODUCTIONpowereffectivesubrangingADCarchitecturethatusesa5-bitFlashasthefirststageanda5-bitSARasthesecondstage.HEFASTshrinkingofCMOSprocesstechnologiesin-Digitalerrorcorrection(DEC)bringstheresolution

8、to9-bit.Tcreasessiliconcapacity,diminishessupplyvoltage,allow

当前文档最多预览五页,下载文档查看全文

此文档下载收益归作者所有

当前文档最多预览五页,下载文档查看全文
温馨提示:
1. 部分包含数学公式或PPT动画的文件,查看预览时可能会显示错乱或异常,文件下载后无此问题,请放心下载。
2. 本文档由用户上传,版权归属用户,天天文库负责整理代发布。如果您对本文档版权有争议请及时联系客服。
3. 下载前请仔细阅读文档内容,确认文档内容符合您的需求后进行下载,若出现内容与标题不符可向本站投诉处理。
4. 下载文档时可能由于网络波动等原因无法下载或下载错误,付费完成后未能成功下载的用户请联系客服处理。