数字逻辑设计与vhdl描述第2版参考答案 第七章41-52

《数字逻辑设计与vhdl描述第2版参考答案 第七章41-52》由会员上传分享，免费在线阅读，更多相关内容在教育资源-天天文库。

1、《数字逻辑设计与VHDL描述》第七章习题解方怡冰∧:吒冫函nH兰'咱Jz:轻η亻s%叻够t'Pd'C.Wlrr涕eo["t',rol叻引t'?ll'吵DιⅥ栌栌肜￠ertrtyXT742,isifX:'0'thenport(Sreg0<:C,clk:inSTD_LOGIC;elsifX:'l'thenx:inSTD_LOGIC;Sreg0<:D;Q:outSTDLOGICVECTOR(2enditdownto0);whenC:>z'.orfr.STD_LOGTC);Q':"olo";end;ifX:'0'th

2、enarchitectureXTT_42_archofXT7_42isSreg0':C,ty'peSreg0_typeis(AB,C,E,D,F),elsifX:'1'thensignalSreg0:Sreg0_type;Sreg0<:E;begtnendif;SregO_machine:proc€ss(clk)whenE->begnQ<:"I00";'1'thellifclk'eventandclk:ifX:'0'thencaseSreg0isSregO<:B;->whenAelsifX:'l'thenQ<

3、="000";Sreg0<:A;fx=·rdlmendif;sre四<=A;whenD:>·nolelsfX=℃1henQ':1";sregO<=B;ifX:'0'the,nendi￡Sreg0<:B;whenB=)elsifX:'l'thenQ(="001";SregO':F;109《数字逻辑设计与VHDL描述》第七章习题解方怡冰cnditdiqfuF->dpoccs;Q<:"10il1Z+O'tu(Shcg0:A)dsifx==f0'ilrUvficn(sq0*B)dmSr4O<:B,Uwkr&0:e)d

4、sedsifx==tl'fu'l'uihen(Seg0-E)dsceQg0<:tr1Iwhcn(&w0-D)els'l'uhcn(&q0-€Nd4,F)elseurbenfts:>'l';null;cndXn_42_erch'endcase;xT⒎Gb.s1,h*t{r{,-S乙:j犭I9JΨ够‘l:}:‘冫仃丨免:勿I;卜l}∶

5、{丿俐梯s;‘/,私仃∵×T⒎lentrtyXT7_44is确吖r,彐σ伍enendif;port(Sreg0.:C;whenC:>CLK:inSTD_LOGIC;z<:,0,;

6、ifX:'0'thenX:inSTD_LOGIC;elsifX:'l'the,lrSregO.:C;ZouISTD_LOGTC);z<:,0,;end;sregO(=B;elsifX:'1'thenarclutectureX:f744archofz(=’1’;XT74tsend吨Sreg0<:B;typesregO~meo㈧B,⒐忿3亻△召暨九whenB◇z<:,7,;锌sienalSreg0:Sreg0_type;S1.fr.l;.rx彐σ伍mendif;begnsregO(=B;whenothers:)S

7、reg0_machine:process(CLK)z<←△i;mrll;beglnelsifX=·1·山enendcase;'l'ifClK'eventandCLK:thenendrf;caseSregOissregO(=C;endprocess;’whenA:>==〓z(<∶()’;endXT7_aAarch;Ilo《数字逻辑设计与VHDL描述》第七章习题解方怡冰×⒎⒎盯。宀诎岍面伤⒉≈和%n免锑$”C/o%免/osr/o%阢睇%吖巧,/p纡q/。c/p%勿,/o轳s愆/p郓丶S/9s〃口B%sr/,c`。

8、/9‘l/o%讳《数字逻辑设计与VHDL描述》第七章习题解方怡冰XT746LIBRARYIEEE;UsEIEEE。sTD~LOGIC~l164。ALL;UsEIEEE。sV_LOGIC~UNsIGNED。ALL;~ˉ中衤料+料衤+++衤++料中+++++屮料++衤衤ENTITYXT746IsPORT(CLK,LoAp,A,B,c,D:INsTD亠oGIC;QA,QB,QC,QD:oUTsTD~oGIC);ENDXT7~46;ˉˉ+屮中中屮屮衤+屮中‖+++屮衤杆衤屮中+衤中屮料屮中屮衤ARCHITECTURE

9、behavOFXT746IssIGNALABCD:sTD~LOGIC~VECTORr3DowNTo0);sIGNALCQI:sTD~LOGIC~VECTOR(3DOWNTo0)∶="0011";BEGNABCD◆认&B&C&D;¨注意输入预置信号的高低位定义P⒈PROCEss(CLK,LoAD,ABCD)BEGINIFCLK℃VENTANDCLK=’l’THEN¨检测时钟上升沿tTHEN-检IFLo