21 Design and Development of Stress-Engineered Compliant Interconnect for Microelectronic Packaging.pdf

21 Design and Development of Stress-Engineered Compliant Interconnect for Microelectronic Packaging.pdf

ID:33870865

大小:842.36 KB

页数:26页

时间:2019-03-01

21 Design and Development of Stress-Engineered Compliant Interconnect for Microelectronic Packaging.pdf_第1页
21 Design and Development of Stress-Engineered Compliant Interconnect for Microelectronic Packaging.pdf_第2页
21 Design and Development of Stress-Engineered Compliant Interconnect for Microelectronic Packaging.pdf_第3页
21 Design and Development of Stress-Engineered Compliant Interconnect for Microelectronic Packaging.pdf_第4页
21 Design and Development of Stress-Engineered Compliant Interconnect for Microelectronic Packaging.pdf_第5页
资源描述:

《21 Design and Development of Stress-Engineered Compliant Interconnect for Microelectronic Packaging.pdf》由会员上传分享,免费在线阅读,更多相关内容在学术论文-天天文库

1、Chapter21DesignandDevelopmentofStress-EngineeredCompliantInterconnectforMicroelectronicPackagingLunyuMa,SureshK.Sitaraman(*ü),QiZhu,KevinKlein,andDavidFork21.1IntroductionPowerandlatencyarefastbecomingmajorbottlenecksinthedesignofhighperform-ancemicrop

2、rocessorsandcomputers.Powerrelatestobothconsumptionanddissipa-tion,andtherefore,effectivepowerdistributiondesignandthermalmanagementsolutionsarerequired.Latencyiscausedbytheglobalinterconnectsontheintegratedcircuit(IC)thatspanatleasthalfachipedgeduetot

3、heresistancecapacitance(RC)andtransmissionlinedelay[1].Limitstochippowerdissipationandpowerdensityandlimitsonhyper-pipelininginmicroprocessorsthreatentoimpedetheexponentialgrowthinmicroprocessorperformance.Incontrast,multicoreprocessorscancontinuetopro

4、videahistoricalperformancegrowthonmostconsumerandbusinessapplica-tionsprovidedthatthepowerefficiencyofthecoresstayswithinreasonablepowerbudgets.Tosustainthedramaticperformancegrowth,arapidincreaseinthenumberofcoresperdieandacorrespondinggrowthinoff-chi

5、pbandwidtharerequired[2].Thus,itisprojectedbytheSemiconductorIndustryAssociationintheirInternationalTechnologyRoadmapforSemiconductors(ITRS)(Table21.1)thatbytheyear2018,withtheICnodesizeshrinkingto22nmby2016and14nmby2020,thechip-to-substratearea-arrayi

6、nputoutputinterconnectswillrequireapitchof70µm[3].Furthermore,toreducetheRCandtransmissionlinedelay,low-Kdielectric/Cuandultra-low-Kdielectric/Cuinterconnectsonsiliconwillbecomeincreasinglycommon.InsuchICs,thethermo-mechanicalstressesinducedbythechip-t

7、o-substrateintercon-nectscouldcrackordelaminatethedielectricmaterialcausingreliabilityproblems.Flipchipswithsolderbumpsarebeingincreasinglyusedtodaytoaddresstheseneedsbecauseoftheirseveraladvantages:higherI/Odensity,shorterleads,lowerinductance,higherf

8、requency,betternoisecontrol,smallerdevicefootprint,andlowerprofile[4].Flip-chipsonboard(FCOB)aregainingincreasedaccept-ancebothforcost-performanceaswellashigh-performanceapplications.Epoxy-S.K.SitaramanComputer-AidedSimulationofPackagin

当前文档最多预览五页,下载文档查看全文

此文档下载收益归作者所有

当前文档最多预览五页,下载文档查看全文
温馨提示:
1. 部分包含数学公式或PPT动画的文件,查看预览时可能会显示错乱或异常,文件下载后无此问题,请放心下载。
2. 本文档由用户上传,版权归属用户,天天文库负责整理代发布。如果您对本文档版权有争议请及时联系客服。
3. 下载前请仔细阅读文档内容,确认文档内容符合您的需求后进行下载,若出现内容与标题不符可向本站投诉处理。
4. 下载文档时可能由于网络波动等原因无法下载或下载错误,付费完成后未能成功下载的用户请联系客服处理。