基于jpeg2000的小波变换和ebcot的分析和硬件设计

基于jpeg2000的小波变换和ebcot的分析和硬件设计

ID:27294190

大小:4.35 MB

页数:154页

时间:2018-12-02

基于jpeg2000的小波变换和ebcot的分析和硬件设计_第1页
基于jpeg2000的小波变换和ebcot的分析和硬件设计_第2页
基于jpeg2000的小波变换和ebcot的分析和硬件设计_第3页
基于jpeg2000的小波变换和ebcot的分析和硬件设计_第4页
基于jpeg2000的小波变换和ebcot的分析和硬件设计_第5页
资源描述:

《基于jpeg2000的小波变换和ebcot的分析和硬件设计》由会员上传分享,免费在线阅读,更多相关内容在学术论文-天天文库

1、-------基于JPEG2000的小波变换和EBCOT的分析与硬件设计AbstractWiththedevelopmentofInternetandmultimediatechnology,theinformationbecomesmoreandmore,andthelimitedstorageandbandwidthisbecomethebottleneck.Soitisnecessaryfortheeffectiveprocessingandcompressionofinformation.Thelateststillimageco

2、mpressionstandardJPEG2000adoptsDiscreteWaveletTransformandEmbeddedBlockCodingwithOptimizedTruncation(EBCOT),andachievesmuchbettercodingefficiencyandimagequalitythanthetraditionalmethods.Withitsexcellentperformanceandprominentfeatures,JPEG2000willnodoubtbecomethemain-strea

3、mintheimagecompressionfieldinthefuture.ButitishardforhardwareimplementationofJPEG2000.HighattentionispaidtodesignVLSIarchitectureforDWTandEBCOTimplementationwithreal-time,lowareaandenergydissipation.Firstly,thisthesisanalyzestheprocessofJPEG2000encoder.Thenthisdissertatio

4、ndeeplyaccessedthehardwareimplementationtechniquesforDWT,bitplanecodingandbinaryarithmeticcodecusedinJPEG2000.AsfortheVLSIimplementationofdiscretewavelettransform(DWT),therowbasedmethodandparallelarchitectureisadoptedforthe2-DDWT,whichmakesboththetransformspeedandtheeffic

5、iencyincrease.Withcombiningthedata-extensionprocedureinto-----------theDWTcore,thememoryrequirementandmemoryaccessofDWTcanbereduced.Andthearchitecturecanaccomplicemulti-levelDWTforthewholeimageusingonly6rowsofinnersingle-portRAM.Asforthehardwareimplementationofbitplanecod

6、ing,abitplanecoderbasedoncoding-passparallelprocessingispresented.ThethreescanproceduresofthealgorithmforbitplanecodinginJPEG2000isincorporatedintoonescanprocedure.Theacceleratorisefficient,andareaisnotlarge.AsfortheVLSIimplementationofbinaryarithmeticcodec,thebinaryarith

7、meticcodecbasedonthree-pipelinearchitectureispresented,whichimprovestheencodingefficiencywithencodingonedataeveryclock.Atlast,thethreeproposedarchitectureisimplementedinVerilogHDL.Theresultofsimulationandsynthesisoftheproposedarchitectureprovesthedesign.Keywords:DWT;Lifti

8、ngScheme;EBCOT;JPEG2000II-----------硕士学位论文插图索引图2.1JPEG2000编码器结构框图·······························

当前文档最多预览五页,下载文档查看全文

此文档下载收益归作者所有

当前文档最多预览五页,下载文档查看全文
温馨提示:
1. 部分包含数学公式或PPT动画的文件,查看预览时可能会显示错乱或异常,文件下载后无此问题,请放心下载。
2. 本文档由用户上传,版权归属用户,天天文库负责整理代发布。如果您对本文档版权有争议请及时联系客服。
3. 下载前请仔细阅读文档内容,确认文档内容符合您的需求后进行下载,若出现内容与标题不符可向本站投诉处理。
4. 下载文档时可能由于网络波动等原因无法下载或下载错误,付费完成后未能成功下载的用户请联系客服处理。