lowering power in an experimental risc processor

lowering power in an experimental risc processor

ID:16406033

大小:153.50 KB

页数:13页

时间:2018-08-09

lowering power in an experimental risc processor_第1页
lowering power in an experimental risc processor_第2页
lowering power in an experimental risc processor_第3页
lowering power in an experimental risc processor_第4页
lowering power in an experimental risc processor_第5页
lowering power in an experimental risc processor_第6页
lowering power in an experimental risc processor_第7页
lowering power in an experimental risc processor_第8页
lowering power in an experimental risc processor_第9页
lowering power in an experimental risc processor_第10页
资源描述:

《lowering power in an experimental risc processor》由会员上传分享,免费在线阅读,更多相关内容在行业资料-天天文库

1、ScienceDirectMicroprocessorsandMicrosystems31(2007)360–368LoweringpowerinanexperimentalRISCprocessorL.E.M.Brackenbury*,W.ShaoSchoolofComputerScience,UniversityofManchester,OxfordRoad,ManchesterM139PL,UKAvailableonline13January2007AbstractSecondyearComputerScienc

2、estudentsattheUniversityofManchestertakingtheVLSISystemsDesigncoursecompletethedesignofa16-bitRISCprocessordowntosiliconasthecourselaboratoryexercise.Sincetheemphasisisonthedesignprocessesandtesting,noespecialeffortismadetominimisepower.Thispaperanalysesthepower

3、dissipationofatypicalpipelineddesignandthenexamineshowthepowerefficiencymightbeimprovedatthearchitectural,RTLandlogiclevels.Simulationshowsthattheminimumdissipationisachievedbycarefulhanddesign;here,afactoroftwoimprovementinthedissipationisachieved,withthemajorc

4、ontributionbeingthelogicleveloptimisationoftheRegisterBanktoreducetheswitchingactivity.@2007ElsevierB.V.Allrightsreserved.Keyword:Low-powerdigitaldesign1.IntroductionTheincreaseinchipsizealliedtoshrinkinggeometrieshasresultedinextremelylarge,highperformancesyste

5、msbeingrelativelyeasytoachieve.Giventhatarequiredperformanceandsystemsizecanbemet,otheraspectscanbeoptimised.Inparticular,powerefficientcomputingcanbecomeafeatureofthedesignandisofparticularrelevanceinbattery-poweredportableapplications.Tradingexcessperformancef

6、orpowerbydroppingthevoltagesupply,whileideal,isnoteasytoachieveincomplexsystemswheretheremaybemanypointsofcriticalactivity.Thuslow-powertechniquestendtorelymoreonpowerefficientdesignatthedifferentlevelsofthedesignhierarchy;thiscanrangefromalgorithmstothebasetech

7、nologyofthefabricateddevice.Therearemanystudiesofpowerdissipationbutthesetendtoconcentrateonaparticularleveltooptimise.Muchworkhasbeenperformedatthealgorithmiclevel,forexample[1–4]andalsoatthecircuit[5–9]andlogiclevels[10–12].Theformertendtoconcentrateonreorderi

8、ngalgorithmssoastoreducedatatransferactivityandminimisearithmeticoperations.Atthecircuitlevellowpowerlogicfamilies,suchasSingle-endedPasstransistorLogic(SPL),replacec

当前文档最多预览五页,下载文档查看全文

此文档下载收益归作者所有

当前文档最多预览五页,下载文档查看全文
温馨提示:
1. 部分包含数学公式或PPT动画的文件,查看预览时可能会显示错乱或异常,文件下载后无此问题,请放心下载。
2. 本文档由用户上传,版权归属用户,天天文库负责整理代发布。如果您对本文档版权有争议请及时联系客服。
3. 下载前请仔细阅读文档内容,确认文档内容符合您的需求后进行下载,若出现内容与标题不符可向本站投诉处理。
4. 下载文档时可能由于网络波动等原因无法下载或下载错误,付费完成后未能成功下载的用户请联系客服处理。