how to write testbench(适合初学者).pdf

how to write testbench(适合初学者).pdf

ID:34891269

大小:272.71 KB

页数:23页

时间:2019-03-13

how to write testbench(适合初学者).pdf_第1页
how to write testbench(适合初学者).pdf_第2页
how to write testbench(适合初学者).pdf_第3页
how to write testbench(适合初学者).pdf_第4页
how to write testbench(适合初学者).pdf_第5页
资源描述:

《how to write testbench(适合初学者).pdf》由会员上传分享,免费在线阅读,更多相关内容在学术论文-天天文库

1、ApplicationNote:TestBenchesRWritingEfficientTestbenchesAuthor:MujtabaHamidXAPP199(v1.0)June11,2001SummaryThisapplicationnoteiswrittenforlogicdesignerswhoarenewtoHDLverificationflows,andwhodonothaveextensivetestbench-writingexperience.TestbenchesaretheprimarymeansofverifyingHD

2、Ldesigns.Thisapplicationnoteprovidesguidelinesforlayingoutandconstructingefficienttestbenches.Italsoprovidesanalgorithmtodevelopaself-checkingtestbenchforanydesign.AlldesignfilesforthisapplicationnoteareavailableontheFTPsiteat:PC:ftp://ftp.xilinx.com/pub/applications/xapp/xap

3、p199.zipUNIX:ftp://ftp.xilinx.com/pub/applications/xapp/xapp199.tar.gzIntroductionDuetoincreasesindesignsizeandcomplexity,digitaldesignverificationhasbecomeanincreasinglydifficultandlaborioustask.Tomeetthischallenge,verificationengineersrelyonseveralverificationtoolsandmethod

4、s.Forlarge,multi-milliongatedesigns,engineerstypicallyuseasuiteofformalverificationtools.However,forsmallerdesigns,designengineersusuallyfindthatHDLsimulatorswithtestbenchesworkbest.TestbencheshavebecomethestandardmethodtoverifyHLL(High-LevelLanguage)designs.Typically,testben

5、chesperformthefollowingtasks:•Instantiatethedesignundertest(DUT)•StimulatetheDUTbyapplyingtestvectorstothemodel•Outputresultstoaterminalorwaveformwindowforvisualinspection•OptionallycompareactualresultstoexpectedresultsTypically,testbenchesarewrittenintheindustry-standardVHDL

6、orVeriloghardwaredescriptionlanguages.Testbenchesinvokethefunctionaldesign,thenstimulateit.Complextestbenchesperformadditionalfunctions—forexample,theycontainlogictodeterminetheproperdesignstimulusforthedesignortocompareactualtoexpectedresults.Theremainingsectionsofthisnotede

7、scribethestructureofawell-composedtestbench,andprovideanexampleofaself-checkingtestbench—onethatautomatesthecomparisonofactualtoexpectedtestbenchresults.Figure1showsastandardHDLverificationflowwhichfollowsthestepsoutlinedabove.SincetestbenchesarewritteninVHDLorVerilog,testben

8、chverificationflowscanbeportedacrossplatformsandvendortools.Also,sin

当前文档最多预览五页,下载文档查看全文

此文档下载收益归作者所有

当前文档最多预览五页,下载文档查看全文
温馨提示:
1. 部分包含数学公式或PPT动画的文件,查看预览时可能会显示错乱或异常,文件下载后无此问题,请放心下载。
2. 本文档由用户上传,版权归属用户,天天文库负责整理代发布。如果您对本文档版权有争议请及时联系客服。
3. 下载前请仔细阅读文档内容,确认文档内容符合您的需求后进行下载,若出现内容与标题不符可向本站投诉处理。
4. 下载文档时可能由于网络波动等原因无法下载或下载错误,付费完成后未能成功下载的用户请联系客服处理。