a novel ultra-fast heuristic for vlsi cad steiner trees

a novel ultra-fast heuristic for vlsi cad steiner trees

ID:34614557

大小:305.38 KB

页数:6页

时间:2019-03-08

a novel ultra-fast heuristic for vlsi cad steiner trees_第1页
a novel ultra-fast heuristic for vlsi cad steiner trees_第2页
a novel ultra-fast heuristic for vlsi cad steiner trees_第3页
a novel ultra-fast heuristic for vlsi cad steiner trees_第4页
a novel ultra-fast heuristic for vlsi cad steiner trees_第5页
资源描述:

《a novel ultra-fast heuristic for vlsi cad steiner trees》由会员上传分享,免费在线阅读,更多相关内容在教育资源-天天文库

1、ANovelUltra-FastHeuristicforVLSICADSteinerTreesBharatKrishnaC.Y.RogerChenNareshK.SehgalIntelCorporationSyracuseUniversityIntelCorporation2200MissionCollegeBlvd.Dept.ofElec.&Comp.Engineering2200MissionCollegeBlvd.SantaClara,CA95052Syracuse,NY13244SantaClar

2、a,CA95052bharat.krishna@intel.comcrchen@syr.edunaresh.k.sehgal@intel.comABSTRACTestimateofthewirelengthforanet,theirslowruntimemakesthemun-usableformanyapplications.SomeInallstagesofVLSIchipdesign,routingestimationisapplicationsusehalfperimeter[2]astheest

3、imationofnetrequiredtoaccountfortheeffectofinterconnects.Welengths,whichisafastbutinaccuratemethodwhentheproposeafastSteinertreeconstructionalgorithm,whichisnumberofpointstobeconnectedismorethan3.Inthis3-180timesfasterfor10-300pointSteinertrees,andwithinp

4、aper,wepresenttwovariationsofanovelalgorithm.One2.5%ofthelengthoftheBatched-1-Steinertree.Theoptionofthealgorithmhasaruntimethatisupto180Xproposedmethodcanbeusedasafastnetlengthestimationfasterandthetreelengthis2.5%morethantheBatched-1-toolinVLSICADapplic

5、ations,e.g.intheinnercycleofaSteineralgorithm[4].Thesecondvariationhasafasterfloorplanning/placementengine.runtime(250X),butthetreelengthis4%more.Inrealcircuits,itiscommontohaveabout5%ofthenetshavingatCategories&SubjectDescriptorsleast10nodes.Ourmethodcan

6、beusedtoquicklyandmoreB.7.2[IntegratedCircuits]:DesignAids-Layout,Placementandaccuratelyestimatethewirelengthofthesenets.Routing.2.RELATEDWORKGeneralTerms:AlgorithmsTherehasbeenextensiveresearchandpublishedwork[3][4][5][6][9][10][11]ongeneratingminimumlen

7、gthKeywords:Steinertrees,Routing,InterconnectestimationSteinertrees.ASteinertreeisarectilineartreeforagivensetofverticesandsomeadditionalverticestocreatetheminimumlengthspanningtree.Theseadditionalverticesare1.INTRODUCTIONknownas“Steinerpoints”.InVLSIinte

8、gratedcircuits,electricallyequivalentpointsareVariousgraph-basedmethods[3][4][5][6][9]havebeenusuallyconnectedbyroutingthewiresinManhattanproposedtofindtheSteinerpoints.Theyallusetheearliergeometries,i.e.thewiresare

当前文档最多预览五页,下载文档查看全文

此文档下载收益归作者所有

当前文档最多预览五页,下载文档查看全文
温馨提示:
1. 部分包含数学公式或PPT动画的文件,查看预览时可能会显示错乱或异常,文件下载后无此问题,请放心下载。
2. 本文档由用户上传,版权归属用户,天天文库负责整理代发布。如果您对本文档版权有争议请及时联系客服。
3. 下载前请仔细阅读文档内容,确认文档内容符合您的需求后进行下载,若出现内容与标题不符可向本站投诉处理。
4. 下载文档时可能由于网络波动等原因无法下载或下载错误,付费完成后未能成功下载的用户请联系客服处理。