EDA实验报告_硬件电子琴电路设计.doc

《EDA实验报告_硬件电子琴电路设计.doc》由会员上传分享，免费在线阅读，更多相关内容在应用文档-天天文库。

1、EDA实验报告课程名称：EDA技术实验名称：硬件电子琴电路设计班级：姓名：指导老师：签名：一、实验目的学习利用数控分频器设计硬件电子琴实验。二、实验仪器计算机一台；QuartusⅡ软件；U盘。三、实验内容与步骤在QuartusⅡ完成音阶发生器模块TONE和数控分频器模块Speaker的设计，然后完成硬件电子琴顶层文件的设计，最后检查设计是否正确。1、数控分频器Speaker(1）完整的VHDL程序描述LIBRARYIEEE;USEIEEE.STD_LOGIC_1164.ALL;ENTITYSpeakerISPORT(clk1:INSTD_LOGIC;Tone1:IN

2、INTEGERRANGE0TO16#7FF#;SpkS:OUTSTD_LOGIC);END;ARCHITECTUREoneOFSpeakerISSIGNALPreCLK,FullSpkS:STD_LOGIC;BEGINDivideCLK:PROCESS(clk1)VARIABLECount4:INTEGERRANGE0TO15;BEGINPreCLK<='0';--将CLK进11分频，PreCLK为CL11K6分频IFCount4>11THENPreCLK<='1';Count4:=0;ELSIFclk1'EVENTANDclk1='1'THENCount4:=Co

3、unt4+1;ENDIF;ENDPROCESS;GenSpkS:PROCESS(PreCLK,Tone1)VARIABLECount11:INTEGERRANGE0TO16#7FF#;BEGIN--11位可预置计数器IFPreCLK'EVENTANDPreCLK='1'THENIFCount11=16#7FF#THENCount11:=Tone1;FullSpkS<='1';ELSECount11:=Count11+1;FullSpkS<='0';ENDIF;ENDIF;ENDPROCESS;DelaySpkS:PROCESS(FullSpkS)VARIABLECo

4、unt2:STD_LOGIC;BEGINIFFullSpkS'EVENTANDFullSpkS='1'THENCount2:=NOTCount2;IFCount2='1'THENSpkS<='1';ELSESpkS<='0';ENDIF;ENDIF;ENDPROCESS;END;(2）模块图形符号及逻辑功能描述图1数控分频器Speaker模块图2数控分频器Speaker硬件电路2、端口TONE的设计（1）完整的VHDL程序描述LIBRARYIEEE;USEIEEE.STD_LOGIC_1164.ALL;ENTITYToneISPORT(Index:INSTD_LOG

5、IC_VECTOR(7DOWNTO0);CODE:OUTINTEGERRANGE0TO15;HIGH:OUTSTD_LOGIC;Tone:OUTINTEGERRANGE0TO16#7FF#);END;ARCHITECTUREoneOFToneISBEGINSearch:PROCESS(Index)BEGINCASEIndexIS--译码电路，查表方式，控制音调的预置数WHEN""=>Tone<=773;CODE<=1;HIGH<='0';WHEN""=>Tone<=912;CODE<=2;HIGH<='0';WHEN""=>Tone<=1036;CODE<=3;HI

6、GH<='0';WHEN""=>Tone<=1116;CODE<=4;HIGH<='0';WHEN""=>Tone<=1197;CODE<=5;HIGH<='0';WHEN""=>Tone<=1290;CODE<=6;HIGH<='0';WHEN""=>Tone<=1372;CODE<=7;HIGH<='0';WHEN""=>Tone<=1410;CODE<=1;HIGH<='1';WHENOTHERS=>Tone<=2047;CODE<=0;HIGH<='0';ENDCASE;ENDPROCESS;END;（2）模块图形符号及逻辑功能描述图3tone模块图4ton

7、e硬件电路3.顶层文件的设计将音阶发生器模块TONE和数控分频器模块Speaker打包之后，接下来进行顶层文件的设计。（1）完整的VHDL程序描述LIBRARYIEEE;USEIEEE.STD_LOGIC_1164.ALL;ENTITYTOPIS--顶层设计PORT(CLK12MHZ:INSTD_LOGIC;INDEX1:INSTD_LOGIC_VECTOR(7DOWNTO0);CODE1:OUTINTEGERRANGE0TO15;HIGH1,SPKOUT:OUTSTD_LOGIC);END;ARCHITECTUREone_OF_TOPISCOMPONENTTo