basic block of pipelineADCdesign

basic block of pipelineADCdesign

ID:40049266

大小:1.50 MB

页数:5页

时间:2019-07-18

basic block of pipelineADCdesign_第1页
basic block of pipelineADCdesign_第2页
basic block of pipelineADCdesign_第3页
basic block of pipelineADCdesign_第4页
basic block of pipelineADCdesign_第5页
资源描述:

《basic block of pipelineADCdesign》由会员上传分享,免费在线阅读,更多相关内容在学术论文-天天文库

1、234V.KLEDROWETZ,J.HAZE,BASICBLOCKOFPIPELINEDADCDESIGNREQUIREMENTSBasicBlockofPipelinedADCDesignRequirementsVilemKLEDROWETZ,JiriHAZEDept.ofMicroelectronics,BrnoUniversityofTechnology,Technicka3058/10,61600Brno,CzechRepublickledrowetz@phd.feec.vutbr.cz,haze@feec.vutbr.czAbstract.Th

2、epaperdescribesdesignrequirementsofpassesintothesub-DACwhichconvertsitbacktotheabasicstage(calledMDAC-MultiplyingDigital-to-analogsignal.ThisanalogsignalissubtractedfromtheAnalogConverter)ofapipelinedADC.Thereexisterrororiginalsampledsignalvin.Theresidualsignalgoesintosourcessuch

3、asfiniteDCgainofopamp,capacitortheopampwhereitisamplifiedtothefullscalerange.Themismatch,thermalnoise,etc.,arisingwhentheswitchedresiduefor1.5-bitstageisexpressedmathematicallybycapacitor(SC)techniqueandCMOStechnologyareused.ଵThesenon-idealitiesareexplainedandtheirinfluencesonݒif

4、௙௘௥ܸെ௡௜ݒ2ൌ௦௘௥ݒ௜௡൐ସܸ௥௘௙,(1)overallparametersofapipelinedADCarestudied.TheଵpipelinedADCincludingnon-idealitieswasmodeledinݒif௙௘௥ܸ൅௡௜ݒ2ൌ௦௘௥ݒ௜௡൏െସܸ௥௘௙,(2)MATLAB-Simulinksimulationenvironment.ݒ2ൌ௦௘௥ݒ௜௡otherwise(3)wherevinisinputsignalofMDACandVrefisvoltageKeywordsreference,whichdepend

5、sonthemaximuminputsignalswing.PipelinedADC,MDAC,SCtechnique,MATLABmodel,thermalnoise,opamp.2.MDACDesignRequirements1.IntroductionMDACconsistsoffourparts-sampleandholdstage,sub-ADC,sub-DACandsubtractingandamplifyingstage.ApipelinedADCarchitectureoffersgoodtrade-offAllthesepartsare

6、sourcesofnon-idealities.Itisnecessarybetweenconversionrate,resolutionandpowercon-toknowimportantblocks,whichhaveindispensablesumption.Fig.1showsaconventionalpipelinedADCinfluenceontooverallproperties,toachievegoodarchitecture.Itconsistsofseveralcascadedstages(eachparameterssuchas

7、resolution,powerconsumptionandresolven–bit),timingcircuitsanddigitalcorrectionblock.speed.Theconcurrentoperationofallpipelinedstagesmakesthisarchitecturesuitabletoachieveveryhighconversionrates.Theoverallspeedisdeterminedbythespeedofthesingle2.1MDACResolutionstage.Itisadifficulto

8、ptimizationproblemtodeterminetheoptimaln

当前文档最多预览五页,下载文档查看全文

此文档下载收益归作者所有

当前文档最多预览五页,下载文档查看全文
温馨提示:
1. 部分包含数学公式或PPT动画的文件,查看预览时可能会显示错乱或异常,文件下载后无此问题,请放心下载。
2. 本文档由用户上传,版权归属用户,天天文库负责整理代发布。如果您对本文档版权有争议请及时联系客服。
3. 下载前请仔细阅读文档内容,确认文档内容符合您的需求后进行下载,若出现内容与标题不符可向本站投诉处理。
4. 下载文档时可能由于网络波动等原因无法下载或下载错误,付费完成后未能成功下载的用户请联系客服处理。