Hardware and Layout Design Considerations for DDR2 Memory Interfaces.pdf

Hardware and Layout Design Considerations for DDR2 Memory Interfaces.pdf

ID:34932698

大小:554.59 KB

页数:16页

时间:2019-03-14

Hardware and Layout Design Considerations for DDR2 Memory Interfaces.pdf_第1页
Hardware and Layout Design Considerations for DDR2 Memory Interfaces.pdf_第2页
Hardware and Layout Design Considerations for DDR2 Memory Interfaces.pdf_第3页
Hardware and Layout Design Considerations for DDR2 Memory Interfaces.pdf_第4页
Hardware and Layout Design Considerations for DDR2 Memory Interfaces.pdf_第5页
资源描述:

《Hardware and Layout Design Considerations for DDR2 Memory Interfaces.pdf》由会员上传分享,免费在线阅读,更多相关内容在学术论文-天天文库

1、FreescaleSemiconductorDocumentNumber:AN2910Rev.2,03/2007ApplicationNoteHardwareandLayoutDesignConsiderationsforDDR2SDRAMMemoryInterfacesbyDSDApplicationsFreescaleSemiconductor,Inc.Austin,TXThedesignguidelinespresentedinthisdocumentapplytoContents1Designer’

2、sChecklist...........................2productsthatleveragetheDDR2SDRAMIPcore,andthey2TerminationDissipation........................7arebasedonacompilationofinternalplatformsdesignedby3VREF......................................7FreescaleSemiconductor,Inc.Th

3、epurposeofthese4VTTVoltageRail.............................8guidelinesistominimizeboard-relatedissuesacross5LayoutGuidelinesfortheSignalGroups...........85.1Data—MDQ[0:63],MDQS[0:8],MDM[0:8],multiplememorytopologieswhileallowingmaximumMECC[0:7]............

4、......................9flexibilityfortheboarddesigner.5.2LayoutRecommendations...................96Simulation..................................12Becausenumerousmemorytopologiesandinterface7FurtherReading.............................12frequenciesarepossible

5、ontheDDR2SDRAMinterface,8RevisionHistory............................13Freescalehighlyrecommendsthatthesystem/boarddesignerverifyalldesignaspects(signalintegrity,electricaltimings,andsoon)throughsimulationbeforePCBfabrication.©FreescaleSemiconductor,Inc.,20

6、05,2007.Allrightsreserved.Designer’sChecklist1Designer’sChecklistInthefollowingchecklist,someoftheitemsarephrasedasquestion,othersasrequirements.Inallcases,werecommendthatyouconsiderthelineitemandcheckitoffintherightmostcolumnofTable1.Table1.DDR2Designer’s

7、ChecklistItemDescriptionYes/NoSimulation1.Haveoptimalterminationvalues,signaltopology,tracelengthsbeendeterminedthroughsimulationforeachsignalgroupinthememoryimplementation?Ifon-dieterminationisusedatboththememoriesandthecontroller,noadditionalterminationi

8、srequiredforthedatagroup.Fouruniquegroupingsexist:(1).DataGroup:MDQS(8:0),MDQS(8:0),MDM(8:0),MDQ(63:0),MECC(7:0)(2).Address/CMDGroup:MBA(2:0),MA(15:0),MRAS,MCAS,MWE.(3).ControlGroup:MCS(3:0),MCKE(3:0),MODT(3:

当前文档最多预览五页,下载文档查看全文

此文档下载收益归作者所有

当前文档最多预览五页,下载文档查看全文
温馨提示:
1. 部分包含数学公式或PPT动画的文件,查看预览时可能会显示错乱或异常,文件下载后无此问题,请放心下载。
2. 本文档由用户上传,版权归属用户,天天文库负责整理代发布。如果您对本文档版权有争议请及时联系客服。
3. 下载前请仔细阅读文档内容,确认文档内容符合您的需求后进行下载,若出现内容与标题不符可向本站投诉处理。
4. 下载文档时可能由于网络波动等原因无法下载或下载错误,付费完成后未能成功下载的用户请联系客服处理。