SystemVerilog Assertion Handbook.pdf

SystemVerilog Assertion Handbook.pdf

ID:34749695

大小:397.89 KB

页数:33页

时间:2019-03-10

SystemVerilog Assertion Handbook.pdf_第1页
SystemVerilog Assertion Handbook.pdf_第2页
SystemVerilog Assertion Handbook.pdf_第3页
SystemVerilog Assertion Handbook.pdf_第4页
SystemVerilog Assertion Handbook.pdf_第5页
资源描述:

《SystemVerilog Assertion Handbook.pdf》由会员上传分享,免费在线阅读,更多相关内容在学术论文-天天文库

1、iiSystemVerilogAssertionsHandbookSystemVerilogAssertionsHandbook…forFormalandDynamicVerificationPublishedby:VhdlCohenPublishingP.O.2362PalosVerdesPeninsulaCA90274-2362vhdlcohen@aol.comhttp://www.vhdlcohen.comLibraryofCongressCataloging-in-PublicationDataAC.I.P.Catalogrecordforthisbookisavailab

2、lefromtheLibraryofCongressSystemVerilogAssertionsHandbook…forFormalandDynamicVerificationISBN0-9705394-7-9Copyright©2005byVhdlCohenPublishingAllrightsreserved.Nopartofthispublicationmaybereproducedortransmittedinanyformorbyanymeans,electronicormechanical,includingphotocopying,recording,orbyany

3、informationstorageandretrievalsystem,withoutthepriorwrittenpermissionfromtheauthor,exceptfortheinclusionofbriefquotationsinareview.Printedonacid-freepaperPrintedintheUnitedStatesofAmericaPrefaceiiiContentsForeword…………………………………………………………………………………..xiSurrendraA.Dudani……………………………………………………………………xiS

4、tuartSutherland……………………………………………………………………….xiiiHarryD.Foster………………………………………………………………………..xvTarakParikh………………………………………………………………………….xviiKeithRieken……………………………………………………………………………xixYu-ChinHsu……………………………………………………………………………xxiAlainRaynaud………………………………………………………………………….xxiiiPreface………………………………………………………

5、……………………………..xxvAcknowledgements……………………………………………………………………xxixAbouttheauthors………………………………………………………………………xxxiiiDisclaimer………………………………………………………………………………….xxxv1ROLEOFSYSTEMVERILOGASSERTIONSINAVERIFICATIONMETHODOLOGY...........................................11.1HistoryofDesignVerificationmethodol

6、ogies.............................................................……21.2SystemVerilogAssertionsinverificationStrategy...................................................……...51.2.1AreAssertionsIndependentfromSystemVerilogStructures?………………………51.2.2AreAssertionsUsefulfortheDefinitionandVerificati

7、onofDesigns?..................…..61.2.2.1CapturesDesignerIntent................................................................................................71.2.2.2AllowsProtocolstobeDefinedandVerified................................

当前文档最多预览五页,下载文档查看全文

此文档下载收益归作者所有

当前文档最多预览五页,下载文档查看全文
温馨提示:
1. 部分包含数学公式或PPT动画的文件,查看预览时可能会显示错乱或异常,文件下载后无此问题,请放心下载。
2. 本文档由用户上传,版权归属用户,天天文库负责整理代发布。如果您对本文档版权有争议请及时联系客服。
3. 下载前请仔细阅读文档内容,确认文档内容符合您的需求后进行下载,若出现内容与标题不符可向本站投诉处理。
4. 下载文档时可能由于网络波动等原因无法下载或下载错误,付费完成后未能成功下载的用户请联系客服处理。