efficient retiming under a general delay model

efficient retiming under a general delay model

ID:34617153

大小:279.94 KB

页数:15页

时间:2019-03-08

efficient retiming under a general delay model_第1页
efficient retiming under a general delay model_第2页
efficient retiming under a general delay model_第3页
efficient retiming under a general delay model_第4页
efficient retiming under a general delay model_第5页
资源描述:

《efficient retiming under a general delay model》由会员上传分享,免费在线阅读,更多相关内容在教育资源-天天文库

1、EcientRetimingunderaGeneralDelayModelKumarN.LalgudiandMariosC.PapaefthymiouDepartmentofElectricalEngineeringYaleUniversityNewHaven,CT06520AbstractThepolynomial-timeretimingalgorithmsthatweredevelopedintheeightiesassumedsimpledelaymodelsthatneglectedseveraltimingissuesthata

2、riseinlogicdesign.Recentretimingalgorithmsformorecomprehensivedelaymodelsrelyonnon-linearformulationsandruninworst-caseexponentialtimeusingbranch-and-boundtechniques.Inthispaper,weinvestigatetheretimingproblemforedge-triggeredcircuitsunderageneraldelaymodelthathandlesload-d

3、ependentgatedelays,registerdelays,interconnectdelays,andclockskew.WeshowthatinthismodeltheretimingproblemcanbeexpressedasasetofintegerlinearprogrammingconstraintsthatcanbesolvedusinggeneralILPtechniques.Forthespecialcasewhereclockskewismonotonicandallregistershaveequalpropa

4、gationdelays,wegiveanintegermonotonicprogrammingformulationoftheretimingproblem,andwepresentanecientalgorithmforsolvingit.Ouralgorithmretimesanygivenedge-3triggeredcircuittoachieveaspeci edclockperiodinO(VF)steps,whereVisthenumberoflogicgatesinthecircuitandFisboundedbythen

5、umberofregistersinthecircuit.Astraightforwardextensionofouralgorithmdeterminesaminimumclockperiodretimingin3O(VFlgV)steps.1IntroductionTheretimingtransformationoptimizessynchronouscircuitsbyrelocatingtheirstorageelementswithouta ectingtheirfunctionality.Foredge-triggeredcir

6、cuits,researchershavepresentedpolynomial-timeretimingalgorithmsthatassumerelativelysimpledelaymodels[4,5,11].Althoughthesedelaymodelsaregoodenoughforsystem-leveltimingoptimiza-tion,theyareinaccuratewhenappliedatthegatelevel,becausetheydonottakeintoaccountthetiminge ectsofse

7、veralfactorssuchasvaryinggateloads,registerdelays,andclockskew.Recently,retimingalgorithmshavebeenproposedforacomprehensivedelaymodelwhichincludesvariableregisterdelaysandsetuptimes,clockskew,andinterconnectdelays[14,15].Inthatwork,retiminghasbeenformulatedasanon-linearprob

8、lemthatissolvedusingbranch-and-boundtechniqueswhichruninworst-caseexponentialtime.

当前文档最多预览五页,下载文档查看全文

此文档下载收益归作者所有

当前文档最多预览五页,下载文档查看全文
温馨提示:
1. 部分包含数学公式或PPT动画的文件,查看预览时可能会显示错乱或异常,文件下载后无此问题,请放心下载。
2. 本文档由用户上传,版权归属用户,天天文库负责整理代发布。如果您对本文档版权有争议请及时联系客服。
3. 下载前请仔细阅读文档内容,确认文档内容符合您的需求后进行下载,若出现内容与标题不符可向本站投诉处理。
4. 下载文档时可能由于网络波动等原因无法下载或下载错误,付费完成后未能成功下载的用户请联系客服处理。