Modeling and Verification of High-Speed Wired Links .pdf

Modeling and Verification of High-Speed Wired Links .pdf

ID:33925784

大小:330.80 KB

页数:4页

时间:2019-02-28

Modeling and Verification of High-Speed Wired Links .pdf_第1页
Modeling and Verification of High-Speed Wired Links .pdf_第2页
Modeling and Verification of High-Speed Wired Links .pdf_第3页
Modeling and Verification of High-Speed Wired Links .pdf_第4页
资源描述:

《Modeling and Verification of High-Speed Wired Links .pdf》由会员上传分享,免费在线阅读,更多相关内容在学术论文-天天文库

1、ModelingandVerificationofHigh-SpeedWiredLinkswithVerilog-AMSMing-taHsiehGeraldE.SobelmanDepartmentofElectricalandComputerEngineeringDepartmentofElectricalandComputerEngineeringUniversityofMinnesotaUniversityofMinnesotaMinneapolis,MN55455,USAMinneapolis,MN5545

2、5,USAmthsieh@umn.edusobelman@umn.eduAbstract—Behavioralmodelingwithvirtualbuilt-inself-testtimethatwouldberequired[4].Usingbehavioralmodelingverificationofhigh-speedwiredlinkdesignsisdescribedinthisletsdesignerseasilyexploredifferentsystem-levelarchitec-paper

3、.Ourprocedureisbasedonprinciplesoftop-downturesattheearlydesignstagesandtherebyrapidlyperformmixed-signaldesigncombinedwithabehavioraldescriptionsystem-levelverification,Thus,includingbehavioralmodelslanguageandmixed-modesimulations.TheuseofVerilog-intheovera

4、lldesignprocessreducestimetomarketandAMSisappliednotonlytocircuitmodelingbutalsoforrepre-helpstoensurefirsttimecorrectsilicon.sentingnoiseontheinputsignal.Thisapproachprovidessys-tem-leveljittertoleranceestimation,circuitcriticalpathsearchClockwithJitterModel

5、ingandoveralldesignverification.Codingexamplesandsimula-ParallelReferenceParallelDataOutputClockInputDataInputtionresultsareincluded.PRBSDatawithJitterModelingClockDeserializerSerializerSynthesizerI.INTRODUCTIONTheideaoftop-downmixed-signalcircuitdesignusinga

6、ClockandDataDataVerificationRecoverybehavioraldescriptionforsystem-levelmodelinghasbeenaCriticalPathDetectiontopicofresearchinterest[1-3].Typically,systemarchitec-ReceiverTransmitterturedesignersderivetherequiredsystemorcircuitspecifica-InputBufferOutputBuffe

7、rtionforcertaintargetedapplications.Ontheotherhand,withEqualizerwithPre-emphasiscircuitdesignerswouldsearchforatypeofcircuitwhichisDataVerificationthebestfitfortherequiredspecificationswithminimumTransmissionChannelEye-OpeningMonitoringISI,Random,andSinusoida

8、ldesigncostandtimeandhavingsuperiorperformance.Be-JitterGenerationforegoingaheadwiththedetailedtransistor-leveldesign,TransmitterReceiverbehavioralmodelsareusuallyusedtoverifythedesignatt

当前文档最多预览五页,下载文档查看全文

此文档下载收益归作者所有

当前文档最多预览五页,下载文档查看全文
温馨提示:
1. 部分包含数学公式或PPT动画的文件,查看预览时可能会显示错乱或异常,文件下载后无此问题,请放心下载。
2. 本文档由用户上传,版权归属用户,天天文库负责整理代发布。如果您对本文档版权有争议请及时联系客服。
3. 下载前请仔细阅读文档内容,确认文档内容符合您的需求后进行下载,若出现内容与标题不符可向本站投诉处理。
4. 下载文档时可能由于网络波动等原因无法下载或下载错误,付费完成后未能成功下载的用户请联系客服处理。