Activation Technique for Sleep-Transistor Circuits for Reduced Power Supply Noise.pdf

Activation Technique for Sleep-Transistor Circuits for Reduced Power Supply Noise.pdf

ID:33872622

大小:766.28 KB

页数:4页

时间:2019-03-01

Activation Technique for Sleep-Transistor Circuits for Reduced Power Supply Noise.pdf_第1页
Activation Technique for Sleep-Transistor Circuits for Reduced Power Supply Noise.pdf_第2页
Activation Technique for Sleep-Transistor Circuits for Reduced Power Supply Noise.pdf_第3页
Activation Technique for Sleep-Transistor Circuits for Reduced Power Supply Noise.pdf_第4页
资源描述:

《Activation Technique for Sleep-Transistor Circuits for Reduced Power Supply Noise.pdf》由会员上传分享,免费在线阅读,更多相关内容在学术论文-天天文库

1、ActivationTechniqueforSleep-TransistorCircuitsforReducedPowerSupplyNoiseStephanHenzlerMatthiasEireinerGeorgGeorgakos,JoergBertholdDorisSchmitt-LandsiedelInfineonTechnologiesAGInstituteforTechnicalElectronicsMunich,GermanyTechnicalUniversityMunich,GermanyVVDDDDAbstract—Powergatingisaneffectivel

2、eakagereductiontech-IIDDDDniquewithgoodscalingproperties.ThecapabilityforasinglecycleactivationoflargecircuitblocksresultsasaconsequenceofCsizingthesleeptransistorforsmalldelaydegradation.However,intinasystemonchipenvironmentthisfastactivationcauseslargecurrentspikesanddegradesthesupplyvoltag

3、eofsurroundingvirtualrailvirtualrailcircuitblocksduetoIR-dropandinductivevoltagedroop.Toavoidtimingerrorsintheseblocks,achargepumpbasedactiva-selfooterselfootertiontechniqueisproposedanddemonstratedexperimentally.ItisinsensitivetoprocessvariationsandcanreducetheactivationVSSVSScurrenttoarbitr

4、arilysmallvaluesattheexpenseofanincreasedactivationtime.ThecapabilityfordigitaltuningallowsforFig.1.Equivalentcircuitfortheestimationoftheactivationtime.adaptionofmaximumactivationcurrentandlatencytothesystemrequirements.Amonitorcircuittracksthevirtualrailpotentialandindicatestheendoftheblock

5、activation.reducethesupplyvoltageofthesurroundingactivecircuitrytosuchanextentthattimingerrorsoccur.Toavoidthis,I.INTRODUCTIONaslower,controllableblockactivationisrequiredforlargesubmodules.TheblockactivationstrategymustguaranteethatIndeepsub-micronCMOStechnologies,leakagecurrentsthetransient

6、currentduringtheblockactivationissmallercontributesignificantlytotheoverallpowerconsumptionofthanthemaximumcurrentinactivemodeunderallprocessdigitalCMOScircuits.Inhighperformanceapplications[1]andoperationconditions.Inthispaperarobust,technol-thislimitsthemaximumnumberofoperationspertimeandogy

7、independentandconfigurableblockactivationstrategyissothecomputingpower.Mobileapplicationsmainlysufferproposed.InsectionIIthecapabilityforsinglecycleblockfromreducedstandbytimeiftheleakagelossesbecomeactivationisdiscussed.SectionIIIrecapitulate

当前文档最多预览五页,下载文档查看全文

此文档下载收益归作者所有

当前文档最多预览五页,下载文档查看全文
温馨提示:
1. 部分包含数学公式或PPT动画的文件,查看预览时可能会显示错乱或异常,文件下载后无此问题,请放心下载。
2. 本文档由用户上传,版权归属用户,天天文库负责整理代发布。如果您对本文档版权有争议请及时联系客服。
3. 下载前请仔细阅读文档内容,确认文档内容符合您的需求后进行下载,若出现内容与标题不符可向本站投诉处理。
4. 下载文档时可能由于网络波动等原因无法下载或下载错误,付费完成后未能成功下载的用户请联系客服处理。