AT89S52-毕业设计外文资料翻译

AT89S52-毕业设计外文资料翻译

ID:319570

大小:109.12 KB

页数:13页

时间:2017-07-23

AT89S52-毕业设计外文资料翻译_第1页
AT89S52-毕业设计外文资料翻译_第2页
AT89S52-毕业设计外文资料翻译_第3页
AT89S52-毕业设计外文资料翻译_第4页
AT89S52-毕业设计外文资料翻译_第5页
资源描述:

《AT89S52-毕业设计外文资料翻译》由会员上传分享,免费在线阅读,更多相关内容在学术论文-天天文库

1、沈阳农业大学学士学位论文外文翻译外文原文AT89S52Features•CompatiblewithMCS-51®Products•8KBytesofIn-SystemProgrammable(ISP)FlashMemory•1000Write/EraseCycles•FullyStaticOperation:0Hzto33MHz•Three-levelProgramMemoryLock•256x8-bitInternalRAM•32ProgrammableI/OLines•Three16-bitTimer/Counters•EightInterruptS

2、ources•FullDuplexUARTSerialChannel•Low-powerIdleandPower-downModes•InterruptRecoveryfromPower-downMode•WatchdogTimer•DualDataPointer•Power-offFlagDescriptionTheAT89S52isalow-power,high-performanceCMOS8-bitmicrocontrollerwith8Kbytesofin-systemprogrammableFlashmemory.Thedeviceismanu

3、facturedusingAtmel’shigh-densitynonvolatilememorytechnologyandiscompatiblewiththeindustrystandard80C51instructionsetandpinout.Theon-chipFlashallowstheprogrammemorytobereprogrammedin-systemorbyaconventionalnonvolatilememoryprogrammer.Bycombiningaversatile8-bitCPUwithinsystemprogram

4、mableFlashonamonolithicchip,theAtmelAT89S52isapowerfulicrocontrollerwhichprovidesahighly-flexibleandcost-effectivesolutiontomanyembeddedcontrolapplications.TheAT89S52providesthefollowingtandardfeatures:11沈阳农业大学学士学位论文外文翻译8KbytesofFlash,256bytesofRAM,32I/Olines,Watchdogtimer,twodata

5、pointers,three16-bittimer/counters,asix-vectortwo-levelinterruptarchitecture,afullduplexserialport,on-chiposcillator,andclockcircuitry.Inaddition,theAT89S52isdesignedwithstaticlogicforoperationdowntozerofrequencyandsupportstwosoftwareselectablepowersavingmodes.TheIdleModestopstheC

6、PUwhileallowingtheRAM,timer/counters,serialport,andinterruptsystemtocontinuefunctioning.ThePower-downmodesavestheRAMcontentsbutfreezestheoscillator,disablingallotherchipfunctionsuntilthenextinterruptorhardwarereset.PinConfigurationsBlockDiagram11沈阳农业大学学士学位论文外文翻译PinDescriptionVCCSu

7、pplyvoltage.GNDGround.Port0Port0isan8-bitopendrainbidirectionalI/Oport.Asanoutputport,eachpincansinkeightTTLinputs.When1sarewrittentoport0pins,thepinscanbeusedashigh-impedanceInputs.Port0canalsobeconfiguredtobethemultiplexedloworderaddress/databusduringccessestoexternalprogramandd

8、atamemory.Inthismode,P0hasint-ern

当前文档最多预览五页,下载文档查看全文

此文档下载收益归作者所有

当前文档最多预览五页,下载文档查看全文
温馨提示:
1. 部分包含数学公式或PPT动画的文件,查看预览时可能会显示错乱或异常,文件下载后无此问题,请放心下载。
2. 本文档由用户上传,版权归属用户,天天文库负责整理代发布。如果您对本文档版权有争议请及时联系客服。
3. 下载前请仔细阅读文档内容,确认文档内容符合您的需求后进行下载,若出现内容与标题不符可向本站投诉处理。
4. 下载文档时可能由于网络波动等原因无法下载或下载错误,付费完成后未能成功下载的用户请联系客服处理。