Notebook_硬件架构

Notebook_硬件架构

ID:45850996

大小:920.50 KB

页数:71页

时间:2019-11-18

Notebook_硬件架构_第1页
Notebook_硬件架构_第2页
Notebook_硬件架构_第3页
Notebook_硬件架构_第4页
Notebook_硬件架构_第5页
资源描述:

《Notebook_硬件架构》由会员上传分享,免费在线阅读,更多相关内容在行业资料-天天文库

1、HWQA培訓教材之硬體架构篇1InventecConfidential2021/7/15M/BHARDWAREDESCRIPTIONPChardwarearchitectureSignalintegritydescriptionCircuitdesignconceptPCIbusCacheICpackmodeHWQA培訓教材PChardwarearchitecturePC硬體架构HWQA培訓教材PChardwarearchitectureI.M/BblockdiagramBIOS/FLASHROMSUPERI/OCTRLISABUSSouthBrid

2、geCDROMPCIBUSISASLOT1VGACTRL66/100MHZNorthBridge66/100MHZ33MHZSLOT1DIMMVIDEOSGRAMMTRISADRIVEISASLOT2PCIDEVICECPU33MHZPCISLOTSHDDUSBAGPBUS(Example1)1HWQA培訓教材PChardwarearchitecturePChardwarearchitecturePChardwarearchitecturePChardwarearchitecturePChardwarearchitecture.CPU:Central

3、processorunit.L1cacheinside..Hostbus:BusconnectedtoCPU..Northbridge:HosttoPCIbridge.Memorycontrollerinside..DIMM:Dual-in-linememorymodule..VGAcontroller:ShowscontentsofvideoRAMondisplay..Southbridge:PCItoISAbridge.Interrupt,DMA,Timer.PCIbus:33MHz,32-bitmultiplexedaddress/databu

4、s..ISAbus:24-bitaddressbus,16-bitdatabus..SuperI/O:FDC,SIO,PIO,KBC,RTC/CMOSinside..ROMBIOS:System&videoBIOSfirmwarecodesinside.2PChardwarearchitecturePPGA370CPUGMCHGraphicMemoryControlHubICHI/OControlHubSuperI/OController.FirmwareHubSDRAMModules.PCIBUSHDDCD-ROMUSBPCISlotsVIDEOC

5、ACHEPCIDEVICECRT(Example2)LPCI/F3PChardwarearchitecture.GMCH:Graphics&memorycontrollerhub.ICH:I/Ocontrollerhub.WithPCI&LPCinterface..FWH:Firmwarehub..LPCI/F:Lowpincountinterface.4PChardwarearchitectureII.Busconcept1.Busmaster:Devicewhichownscontrolofabusandiscapableofissuingcom

6、mands&targetaddressduringamastercycle.2.Target(slave)device:Devicewhichcorrespondstothetargetaddressofabuscycleandoperatesbasedonthecommandsfrombusmaster.5PChardwarearchitecture3.Buscyclea.Memoryreadcycle:CPU(orbusmaster)readsdatafrommemoryb.Memorywritecycle:CPU(orbusmaster)wri

7、tesdatatomemoryc.I/Oreadcycle:CPU(orbusmaster)readsdatafromI/Odeviced.I/Owritecycle:CPU(orbusmaster)writesdatatoI/Odevicee.DMAcycle:DataistransferredbetweenI/Odevice&memorydirectlyundercontrolofDMAcontrollerwithoutCPUintervention.6PChardwarearchitectureIII.DMAchannelsDMAchannel

8、0:8-bitDMAchannel1:8-bitDMAchannel2:8-bit,FDCDMAchanne

当前文档最多预览五页,下载文档查看全文

此文档下载收益归作者所有

当前文档最多预览五页,下载文档查看全文
温馨提示:
1. 部分包含数学公式或PPT动画的文件,查看预览时可能会显示错乱或异常,文件下载后无此问题,请放心下载。
2. 本文档由用户上传,版权归属用户,天天文库负责整理代发布。如果您对本文档版权有争议请及时联系客服。
3. 下载前请仔细阅读文档内容,确认文档内容符合您的需求后进行下载,若出现内容与标题不符可向本站投诉处理。
4. 下载文档时可能由于网络波动等原因无法下载或下载错误,付费完成后未能成功下载的用户请联系客服处理。