A 500-MHz-1.25-GHz fast-locking pulsewidth control loop with presettable duty cycle

A 500-MHz-1.25-GHz fast-locking pulsewidth control loop with presettable duty cycle

ID:39831051

大小:339.57 KB

页数:6页

时间:2019-07-12

A 500-MHz-1.25-GHz fast-locking pulsewidth control loop with presettable duty cycle_第1页
A 500-MHz-1.25-GHz fast-locking pulsewidth control loop with presettable duty cycle_第2页
A 500-MHz-1.25-GHz fast-locking pulsewidth control loop with presettable duty cycle_第3页
A 500-MHz-1.25-GHz fast-locking pulsewidth control loop with presettable duty cycle_第4页
A 500-MHz-1.25-GHz fast-locking pulsewidth control loop with presettable duty cycle_第5页
资源描述:

《A 500-MHz-1.25-GHz fast-locking pulsewidth control loop with presettable duty cycle》由会员上传分享,免费在线阅读,更多相关内容在学术论文-天天文库

1、IEEEJOURNALOFSOLID-STATECIRCUITS,VOL.39,NO.3,MARCH2004463A500-MHz–1.25-GHzFast-LockingPulsewidthControlLoopWithPresettableDutyCycleSung-RungHan,StudentMember,IEEE,andShen-IuanLiu,SeniorMember,IEEEAbstract—A500-MHz–1.25-GHzfast-lockingpulsewidthcon-Thispaperproposesusing

2、anewapproachtoachieveafast-trolloop(PWCL)withpresettabledutycycleisrealizedin0.35-mlockingandduty-cycle-presettablePWCL.TheoperationoftheCMOStechnology.Theproposedvoltage-difference-to-digitalcon-circuitisinvestigatedinSectionIIwherenewcircuitmodelsandverterandswitchedc

3、hargepumpcircuitsreducethelocktimeofdesignequationsaredeveloped.Thedesignapproachforafast-aconventionalPWCL.ComparedwiththeconventionalPWCL,theproposedcircuitcanreducethelocktimebyafactorof2.58.AlockingPWCLisdescribedinSectionIII.SectionIVdiscussesmethodtopresetthedutyc

4、ycleoftheoutputclockisalsodescribed.thedesignissuesofduty-cyclesetting.TheexperimentalresultsCircuitmeasurementsverifythatthedutycycleoftheoutputclockareillustratedinSectionV.Finally,conclusionsarepresentedincanbeadjustedfrom35%to70%instepsof5%.SectionVI.IndexTerms—Duty

5、-cyclepresetting,fastlocking,pulsewidthcontrolloop(PWCL),switchedchargepump,voltage-differ-II.TRANSIENTANALYSISOFTHECONVENTIONALPWCLence-to-digitalconverter.TheconventionalPWCL[6]isshowninFig.1(a).Inordertodesignafast-lockingPWCL,thetransientmechanismmustI.INTRODUCTIONb

6、einvestigated.Tosimplifyanalysis,isinitializedtoOMEETthedemandforhigh-speedoperationtoday,andisinitializedtoitsequilibriumvoltage,.BasedonTmanysystemsadoptadoubledatarate(DDR)technology,thiscondition,thetransientresponseofthecontrolvoltagesuchasDDRSDRAManddouble-samplin

7、gADC.InthesecanbesketchedinFig.1(b).Asshowninthefigure,therearesystems,bothrisingandfallingedgesoftheclockareusedtofourregionsinthetransient.Thebehaviorofeachregioncanbesampletheinputdata,requiringthatthedutycycleoftheclockdescribedasfollows.bepreciselymaintainedat50%.T

8、herefore,howtogenerateaclockwithprecise50%dutycycleforhigh-speedoperationA.NonlinearRegionisanimportantissue.S

当前文档最多预览五页,下载文档查看全文

此文档下载收益归作者所有

当前文档最多预览五页,下载文档查看全文
温馨提示:
1. 部分包含数学公式或PPT动画的文件,查看预览时可能会显示错乱或异常,文件下载后无此问题,请放心下载。
2. 本文档由用户上传,版权归属用户,天天文库负责整理代发布。如果您对本文档版权有争议请及时联系客服。
3. 下载前请仔细阅读文档内容,确认文档内容符合您的需求后进行下载,若出现内容与标题不符可向本站投诉处理。
4. 下载文档时可能由于网络波动等原因无法下载或下载错误,付费完成后未能成功下载的用户请联系客服处理。