FinFET(鳍式场效晶体管)工艺技术IntroductiontoFinFETtechnology

FinFET(鳍式场效晶体管)工艺技术IntroductiontoFinFETtechnology

ID:39548511

大小:298.58 KB

页数:9页

时间:2019-07-06

FinFET(鳍式场效晶体管)工艺技术IntroductiontoFinFETtechnology_第1页
FinFET(鳍式场效晶体管)工艺技术IntroductiontoFinFETtechnology_第2页
FinFET(鳍式场效晶体管)工艺技术IntroductiontoFinFETtechnology_第3页
FinFET(鳍式场效晶体管)工艺技术IntroductiontoFinFETtechnology_第4页
FinFET(鳍式场效晶体管)工艺技术IntroductiontoFinFETtechnology_第5页
资源描述:

《FinFET(鳍式场效晶体管)工艺技术IntroductiontoFinFETtechnology》由会员上传分享,免费在线阅读,更多相关内容在教育资源-天天文库

1、Thisisthefirstofamulti-partseries,tointroduceFinFETtechnologytoSemiWikireaders.Thesearticleswillhighlightthetechnology'skeycharacteristics,anddescribesomeoftheadvantages,disadvantages,andchallengesassociatedwiththistransition.TopicsinthisserieswillincludeFinFETfabrication,modeling,

2、andtheresultingimpactuponexistingEDAtoolsandflows.(And,ofcourse,feedbackfromSemiWikireaderswillcertainlyhelpinfluencesubsequenttopics,aswell.)ScalingofplanarFET'shascontinuedtoprovideperformance,power,andcircuitdensityimprovements,uptothe22/20nmprocessnode.AlthoughactiveresearchonF

3、inFETdeviceshasbeenongoingformorethanadecade,theirusebyaproductionfabhasonlyrecentlygainedadoption.Thebasiccross-sectionofasingleFinFETisshowninFigure1.Thekeydimensionalparametersaretheheightandthicknessofthefin.Aswithplanardevices,thedrawngatelength(notshown)separatingthesourceand

4、drainnodesisa“criticaldesigndimension”.Aswillbedescribedinthenextinstallmentinthisseries,theh_finandt_finmeasuresaredefinedbythefabricationprocess,andarenotdesignparameters.Figure1.FinFETcross-section,withgatedielectriconfinsidewallsandtop,andbulksiliconsubstrateTheFinFETcross-sect

5、iondepictsthegatespanningbothsidesandthetopofthefin.Forsimplicity,asinglegatedielectriclayerisshown,abstractingthecomplexmulti-layerdielectricsusedtorealizean“effective”oxidethickness(EOT).Similarly,asimplegatelayerisshown,abstractingthemultiplematerialscomprisingthe(metal)gate.Int

6、heresearchliterature,FinFET'shavealsobeenfabricatedwithathickdielectriclayerontop,limitingthegate'selectrostaticcontrolonthefinsilicontojustthesidewalls.Someresearchershaveevenfabricatedindependentgatesignals,oneforeachfinsidewall–inthiscase,onegateisthedeviceinputandtheotherprovid

7、estheequivalentofFET“backbias”control.Fortheremainderofthisseries,thediscussionwillfocusonthegateconfigurationshown,withathingatedielectriconthreesides.(Inteldenotesthisas“Tri-Gate”intheirrecentIvyBridgeproductannouncements.)Duetothemorecomplexfabricationsteps(andcosts)of“dual-gate

8、”and“independent-gate”devi

当前文档最多预览五页,下载文档查看全文

此文档下载收益归作者所有

当前文档最多预览五页,下载文档查看全文
温馨提示:
1. 部分包含数学公式或PPT动画的文件,查看预览时可能会显示错乱或异常,文件下载后无此问题,请放心下载。
2. 本文档由用户上传,版权归属用户,天天文库负责整理代发布。如果您对本文档版权有争议请及时联系客服。
3. 下载前请仔细阅读文档内容,确认文档内容符合您的需求后进行下载,若出现内容与标题不符可向本站投诉处理。
4. 下载文档时可能由于网络波动等原因无法下载或下载错误,付费完成后未能成功下载的用户请联系客服处理。