Cache Design for Embedded Real-Time Systems嵌入式实时系统的高速缓存设计

Cache Design for Embedded Real-Time Systems嵌入式实时系统的高速缓存设计

ID:38613879

大小:41.78 KB

页数:9页

时间:2019-06-16

Cache Design for Embedded Real-Time Systems嵌入式实时系统的高速缓存设计_第1页
Cache Design for Embedded Real-Time Systems嵌入式实时系统的高速缓存设计_第2页
Cache Design for Embedded Real-Time Systems嵌入式实时系统的高速缓存设计_第3页
Cache Design for Embedded Real-Time Systems嵌入式实时系统的高速缓存设计_第4页
Cache Design for Embedded Real-Time Systems嵌入式实时系统的高速缓存设计_第5页
资源描述:

《Cache Design for Embedded Real-Time Systems嵌入式实时系统的高速缓存设计》由会员上传分享,免费在线阅读,更多相关内容在学术论文-天天文库

1、CacheDesignforEmbeddedReal-TimeSystemsBruceJacobElectrical&ComputerEngineeringDepartmentUniversityofMarylandatCollegeParkblj@eng.umd.eduhttp://www.ee.umd.edu/~blj/ABSTRACTWhyisthisso?Theemphasisingeneral-purposesystemsistypicallyspeed,whichisrelatedtotheaverage

2、-casebehav-Cacheshavelongbeenamechanismforspeedingmemoryiorofasystem.Incontrast,real-timedesignersareconcernedaccessandarepopularinembeddedhardwarearchitectureswiththeaccuracyandreliabilityofasystem,whicharerelatedfrommicrocontrollerstocore-basedASICdesigns.How

3、ever,totheworst-casebehaviorofasystem.Whenareal-timesys-cachesareconsideredill-suitedforembeddedreal-timesys-temiscontrollingcriticalequipment,executiontimemustlietemsbecausetheyprovideaprobabilisticperformanceboost—withinpredesignedconstraints,withoutfail.Vari

4、abilityinexe-acachemayormaynotcontainthedesireddataatanygivencutiontimeiscompletelyunacceptablewhenthefunctionisamoment.Analysisthatguaranteeswhenanitemwillorwillcriticalcomponent,suchasintheflightcontrolsystemofannotbeinthecachehasprovendifficult,somanyreal-time

5、sys-airplaneortheantilockbrakesystemofanautomobile.temssimplydisablecachingandscheduletasksbasedonTheproblemwithusingtraditionalhardware-managedworst-casememoryaccesstime.cachesinreal-timesystemsisthattheyprovideaprobabilisticYetthereareseveralcacheorganization

6、sthatprovidetheperformanceboost;acachemayormaynotcontainthebenefitofcachingwithoutthereal-timedrawbacksofhard-desireddataatanygiventime.Ifthedataispresentintheware-managedcaches.Thesearesoftware-managedcaches,cache,accessisveryfast.Ifthedataisnotpresentinthecach

7、e,andseveraldifferentexamplescanbefound,fromDSP-styleaccessisveryslow.Typically,thefirsttimeamemoryitemison-chipRAMtoacademicdesigns.requested,itisnotinthecache.FurtheraccessestotheitemThispapercomparestheoperationandorganizationofarelikelytofindthedatainthecache

8、,thereforeaccesswillbecachesasfoundingeneral-purposeprocessors,microcontrol-fast.However,latermemoryrequeststootherlocationsmightlers,andDSPs;italsodiscussesdesignsforembedd

当前文档最多预览五页,下载文档查看全文

此文档下载收益归作者所有

当前文档最多预览五页,下载文档查看全文
温馨提示:
1. 部分包含数学公式或PPT动画的文件,查看预览时可能会显示错乱或异常,文件下载后无此问题,请放心下载。
2. 本文档由用户上传,版权归属用户,天天文库负责整理代发布。如果您对本文档版权有争议请及时联系客服。
3. 下载前请仔细阅读文档内容,确认文档内容符合您的需求后进行下载,若出现内容与标题不符可向本站投诉处理。
4. 下载文档时可能由于网络波动等原因无法下载或下载错误,付费完成后未能成功下载的用户请联系客服处理。