超大规模集成电路设计导论(VLSI)总复习(全英)

《超大规模集成电路设计导论(VLSI)总复习(全英)》由会员上传分享，免费在线阅读，更多相关内容在教育资源-天天文库。

1、VLSI复习题型：缩写5题10分简答12题60分计算3题30分缩写英文中文VLSIVerylargescaleintegration超大规模集成VTCVoltagetransfercharacteristic电压传输特性PTPass-Transistor传输管TGTransmissionGate传输门CPL/DPLDifferentialPass-transistorLogic差分传输管逻辑MSMaster-Slave主从ETEdge-Triggered边沿触发CMOSComplementarymetaloxidesemiconductor互补型金属氧化物半导体管NoCOn-Chi

2、pNetwork片上网络SoCSystemonChip片上系统IPIntellectualProperty 专利GAGateArray门阵列FPGAField-ProgrammableGateArray现场可编程门阵列PLAProgrammableLogicArray可编程逻辑阵列PLDProgrammableLogicDevice可编程逻辑器件PALProgrammableArrayLogicDevice可编程阵列逻辑器件LUTLook-upTable查表FAMOSFloating-gatetransistor(metaloxidesemiconductor)浮栅晶体管S/DRA

3、MStatic/DynamicRandomAccessMemory静/动态可读写存储器RWMRead-writememory读写存储器ATDAddressTransitionDetection地址翻转探测DFTDesign-for-test可侧性设计DUTDeviceundertest被测器件BISTBuiltinselftest内建自测试EDAElectronicDesignAutomation电子设计自动化TSPCRTrueSingle-PhaseClockedTegister真单相钟控寄存器Chapter011.How to evaluate performance•Cost

4、•Reliability•Speed (delay, operating frequency)•Power dissipation111.Regenerativeproperty2.Delay:Chapter021.Inverterlayout2.Photolithographyprocess1)Oxidationlayering(氧化层)2)Pthotoresistcoating（涂光刻胶）3)Stepperexposure（光刻机曝光）4)Photoresistdevelopmentandbake(光刻胶的显影和烘干)5)Acidetching（酸刻蚀）6)Spin,rinse

5、,anddry（旋转，清洗和干燥）7)Variousprocesssteps：Ion implantation（离子注入）Plasma etching（等离子刻蚀）Metal deposition（金属沉淀）8)Photoresistremoval(orashing)去除光刻胶（即“沙洗”）Chapter031.Linear/Saturationmode2.Longchannelvsshortchannel111.Capacitances=structurecapacitances+channelcapacitances+MOSdiffusioncapacitances2.Resi

6、stance=MOSsructureresistance+sourceanddrainresistance+cantactresistance+wiringresistanceWith silicidationR方块is reduced to the range 1 to 4 Ω/方块（sourceanddrainresistance）Chapter041.Cwire= Cpp+  Cfringe+ Cinterwire2.Dealingwithresistance:1)Usebetterinterconnectmaterials2)Moreinterconnectlayers3.

7、RCMode11•Lumped RC model–total wire resistance is lumped into a single R and total capacitance into a single C–good for short wires; pessimistic and inaccurate for long wires•Distributed RC model–circuit parasiticsare distributedalong t