5、TD_LOGIC_vector(7downto0));
ENDENTITYJTDKZ;
ARCHITECTUREARTOFJTDKZIS
TYPESTATE_TYPEIS(A,B,C,D);
SIGNALp_STATE,n_state:STATE_TYPE;
BEGIN
reg:PROCESS(CLK,rst)IS
BEGIN
ifrst='1'then
p_STATE<=A;
ELSIF(CLK'EVENTANDCLK='1')THEN
p_STATE<=n_state;
ENDIF;
endprocessreg;com:PROCESS(sb,cnt,p_state)
beg