基于SIMPLESCALAR的拥有存储与总线扩展能力的异构多核仿真器

基于SIMPLESCALAR的拥有存储与总线扩展能力的异构多核仿真器

ID:36501140

大小:441.01 KB

页数:66页

时间:2019-05-11

基于SIMPLESCALAR的拥有存储与总线扩展能力的异构多核仿真器_第1页
基于SIMPLESCALAR的拥有存储与总线扩展能力的异构多核仿真器_第2页
基于SIMPLESCALAR的拥有存储与总线扩展能力的异构多核仿真器_第3页
基于SIMPLESCALAR的拥有存储与总线扩展能力的异构多核仿真器_第4页
基于SIMPLESCALAR的拥有存储与总线扩展能力的异构多核仿真器_第5页
资源描述:

《基于SIMPLESCALAR的拥有存储与总线扩展能力的异构多核仿真器》由会员上传分享,免费在线阅读,更多相关内容在学术论文-天天文库

1、上海交通大学硕士学位论文基于SimpleScalar的拥有存储与总线扩展能力的异构多核仿真器姓名:林明亮申请学位级别:硕士专业:电路与系统指导教师:郭炜;祝永新20070109AHETEROGENEOUSMULTIPROCESSORSIMULATORBASEDONSIMPLESCALARWITHEXTENSIONSFORMEMORYANDBUSABSTRACTWiththedevelopmentofsystem-on-chip(SoC)andembeddedsystems,heterogeneousmulti-coreprocessorsbegintocomeintopeople’slif

2、e.Inordertoshortenthedevelopmentcycleandsavecosts,asystem-levelmulti-coresimulatorisinneed.However,duetothelackofsystem-levelsimulationplatformsformulti-coreheterogeneousprocessors,theresearchonmulti-coreheterogeneousprocessorsimulatorsjuststartstoevolvedistinctly.Thispaperproposesasimulationmetho

3、dologywithimplementationofaheterogeneousmulti-coresimulator.Theheterogeneousmulti-coresimulatorisbasedonSimpleScalarintegratedwithaSystemCframework,whichdealswithcommunication,andsynchronizationamongdifferentprocessingmodules.Inter-corecommunicationisenabledwithasharedmemoryschemeincorporatingaset

4、ofsharedmemoryaccessinstructionsandcommunicationmechanisms.Inaddition,asynchronizationmechanism,whichswitchesexecutionofprocessorcomponentsonlywhencommunicationoccurs,isproposedforefficientcooperationamongmultiplecoresonsingleapplication.Furthermore,throughthebusinterfaceextendedfromsharedmemory,o

5、thermodulescanbeeasilyintegratedintothesimulatorframework,toachieveamorecomplicatedco-simulation.Experimentalresultsshowthatoursimulatorcorrectlysimulatesthebehaviorofamulti-coreprocessoraswellasinter-corecommunications.ThesimulatoralsodemonstratesaconvincingperformanceonLinuxPCplatforms.Webelieve

6、thatthesimulatorpresentedinthethesisshouldserveasagoodplatformtostudymulti-coreprocessorarchitecture.Researchtopicsbasedontheplatformwillincludemicro-architectureofsinglecore,overallarchitectureofamulti-coreprocessoraswellasthebusandmemorychannels.KEYWORDS:HeterogeneousMulti-processor,SimpleScalar

7、,SystemC,Inter-corecommunication,Synchronization,BUS图片目录[8]图1IBMPOWER4和POWER5双核处理器架构··············································5[10]图2OMAP异构多核处理器的体系结构···························································

当前文档最多预览五页,下载文档查看全文

此文档下载收益归作者所有

当前文档最多预览五页,下载文档查看全文
温馨提示:
1. 部分包含数学公式或PPT动画的文件,查看预览时可能会显示错乱或异常,文件下载后无此问题,请放心下载。
2. 本文档由用户上传,版权归属用户,天天文库负责整理代发布。如果您对本文档版权有争议请及时联系客服。
3. 下载前请仔细阅读文档内容,确认文档内容符合您的需求后进行下载,若出现内容与标题不符可向本站投诉处理。
4. 下载文档时可能由于网络波动等原因无法下载或下载错误,付费完成后未能成功下载的用户请联系客服处理。