数字系统设计与Verilog HDL课程设计实验报告-基于QuartusⅡ的LED驱动设计

《数字系统设计与Verilog HDL课程设计实验报告-基于QuartusⅡ的LED驱动设计》由会员上传分享，免费在线阅读，更多相关内容在学术论文-天天文库。

1、数字系统设计与VerilogHDL基于QuartusⅡ的LED驱动设计姓名学号：09325206专业：电子信息工程班级：093252指导教师：2012年11月09日目录一．实验目的```````````````````````````````````````````````````````````````````````3二．实验内容```````````````````````````````````````````````````````````````````````3三．实验原理与说明```````````````````````````````````

2、`````````````````````````3四．实验过程```````````````````````````````````````````````````````````````````````44.1利用QuartusⅡ建立工程````````````````````````````````````````````44.2电路仿真```````````````````````````````````````````````````````````````````94.3波形仿真````````````````````````````````````

3、`````````````````````````````10五．观察LED的状态及实验结果`````````````````````````````````````````11六．实验程序````````````````````````````````````````````````````````````````````````12七．心得体会````````````````````````````````````````````````````````````````````````14八．参考文献`````````````````````````````

4、```````````````````````````````````````````15九．课程设计评分表`````````````````````````````````````````````````````````````16一．实验目的通过实验，使同学们能够逐步了解、熟悉和掌握FPGA开发软件QuartusⅡ的使用方法及VHDL语言的编程方法。二．实验内容利用有限状态机设计一个彩灯控制器，要求控制18个LED灯实现如下的演示花型：1从两边往中间逐个亮；全灭；2从中间王两边逐个亮；全灭；3循环执行上述过程。具体包括：（1）使用QuartusⅡ建立工程；（

5、2）QuartusⅡ工程设计；（3）设置编译选项并编译硬件系统；（4）下载硬件设计到目标FPGA;（5）观察LED状态。三．实验原理与说明彩灯控制器的Verilog描述图下文所示，状态机部分采用双过程描述：一个用于实现状态转移，另一个用于产生输出逻辑，这样使整个设计结构清晰，便于修改。需要注意的是采用了引脚属性定义语句进行引脚锁定，需要说明的是，该属性定义语句只是用于QuartusⅡ软件，并且事先指定目标器件。FPGA器件同单片机一样，为用户提供了许多灵活独立的输入/输出I/O口。FPGA每个I/O口可以配置为输入、输出、双向I/O、集电极开路和三态门等各种组态

6、。做输出口时，FPGA的I/O口可以吸收最大为24mA的电流，可以直接驱动发光二极管LED等器件。所以只要正确分配并锁定引脚后，在相应的引脚上输出低电平“0”，就可实现点亮该发光二极管的功能。一．实验过程4.1利用QuartusⅡ建立工程4.1.1进入软件界面4.1.2选择File—New-VerilogHDLFile4.1.3进入下图所示工作页面输入所需程序4.1.4保存文件，输入工程工作路径、工程文件名以及顶层实体名4.1.5添加设计文件4.1.6选择设计所用器件4.1.7设置EDA工具4.1.8查看新建工程总结4.1.9运行程序运行成功后出现如下界面4.2

7、电路仿真4.2.1继续选择功能键出现如下电路仿真图4.3波形仿真4.3.1在File-new中创建仿真输入波形文件4.3.2添加信号节点4.3.3进行波形仿真一．观察LED的状态及实验结果观察实验箱上的发光二极管LED1—LED8，结果显示为首先从两边往中间逐个亮；全灭；从中间王两边逐个亮；全灭；循环执行上述过程。与设计结果完全符合。二．实验程序moduleliushuiled(clk50M,reset,z);inputclk50M;inputreset;outputreg[17:0]z;reg[4:0]state;reg[23:0]count;wireclk4

8、hz;parameter