hardware and computer organization 毕业论文外文资料翻译

hardware and computer organization 毕业论文外文资料翻译

ID:353475

大小:61.50 KB

页数:11页

时间:2017-07-27

hardware and computer organization  毕业论文外文资料翻译_第1页
hardware and computer organization  毕业论文外文资料翻译_第2页
hardware and computer organization  毕业论文外文资料翻译_第3页
hardware and computer organization  毕业论文外文资料翻译_第4页
hardware and computer organization  毕业论文外文资料翻译_第5页
资源描述:

《hardware and computer organization 毕业论文外文资料翻译》由会员上传分享,免费在线阅读,更多相关内容在学术论文-天天文库

1、外文资料HardwareandComputerOrganizationFrom:HardwareandComputerOrganization,ArnoldS.BergerFigure6.21isanexcerptformtedatasheetforanSDRAMmemorydevicefromMicronTechnology,Inc,asemiconductormemorymanufacturerlocatedinBoise,ID.ThetimingdiagramisfortheMT48LC128MXAfam

2、ilyofSDRAMmemories.Thedevicesare513Mbitpartsorganizedas4,8or16-bitwidedatapaths.The‘X’isaplaceholderfortheorganization(4,8or16bitwide).Thus,theMT48LC128M4A232m*isorganizedas32M*4,whiletheMT48LC128M4A2isorganizedas8M*16.Thesedevicesarefarmorecomplicatedinthei

3、roperationthenthesimpleSRAMmemorieswe’velookedatsofar.However,wecanseethefundamentalbrustbehaviorinFigure6.21.ThefieldsmarkedCOMMAND,ADDRESSandDQarerepresentedasbandofdata,ratherthanindividualbits.Thisisasimplificationthatallowsustoshowagroupofsignals,suchas

4、14addressbits,withouthavingtoshowthestateofeachindividualsignal.Thebandisusedtoshowwherethesignalmustbestableandwhereitisallowedtochang.Noticehowthesignalsareallsynchronizedtotherisingedgeoftheclock.OncetheREADcommandisissuedandtheaddressisprovidedforwhereth

5、eburstistooriginate,thereisatwoclockcyclelatencyansequentiallystoreddatainthechipwillthenbeavailableoneverysuccessiveclockcycle.Clearly,thisisfarmoreefficientthenreadingonebyteatatime.Whenweconsidercachememoriesingreaterdetail,we’llseethattheon-chipcachesare

6、alsodesignedtobefilledfromexternalmemoryinburstsofdata.Thus,weincurapenaltyinhavingtoset-uptheinitialconditionsforthedatatransferfromexternalmemorytotheon-chipcaches,butoncethedatatransferparametersareloaded,thememorytomemorydatatransfercantakeplacequiterapi

7、dly.Forthisfamilyofdevicesthedatatransfertakesplaceatamaximumclockrateof133MHz.NewerSDRAMdevices,calleddoubledatarate,orDDRchips,cantransferdataonboththerisingandfallingedgesoftheclock.Thus,aDDRchipwitha133MHzclockinputcantransferdataataspeedy266MHZ.Thesepar

8、tsaredesignated,forreasonsunknown,,asPC2700devices.AnySDRAMchipcapableofconformingtoa266MHZclockratearePC2700.ModernDRAMdesigntakesmanydifferentforms.We’vebeendiscussingSDRAMbecausethisisthemost

当前文档最多预览五页,下载文档查看全文

此文档下载收益归作者所有

当前文档最多预览五页,下载文档查看全文
温馨提示:
1. 部分包含数学公式或PPT动画的文件,查看预览时可能会显示错乱或异常,文件下载后无此问题,请放心下载。
2. 本文档由用户上传,版权归属用户,天天文库负责整理代发布。如果您对本文档版权有争议请及时联系客服。
3. 下载前请仔细阅读文档内容,确认文档内容符合您的需求后进行下载,若出现内容与标题不符可向本站投诉处理。
4. 下载文档时可能由于网络波动等原因无法下载或下载错误,付费完成后未能成功下载的用户请联系客服处理。