资源描述：
《超声相控阵探伤仪fpga模块设计》由会员上传分享，免费在线阅读，更多相关内容在行业资料-天天文库。
1、上海交通大学硕士学位论文ULTRASONICPHASEDARRAYFLAWDETECTORFPGAMODULESDESIGNABSTRACTWithmodernadvancesintechnologyandmanufacturingindustry,non-destructivetesting(NDT)technologyhasbeenwidelyusedinmanyimportantindustrialsectors.Non-destructivetestingtechnologywillhelptoimprovethemanufacturingproc
2、ess,reducemanufacturingcosts,improveproductreliability,andtoensurethesafeoperationofcriticalequipment.NDTapplicationlevelbasicallyreflectsthedevelopmentofanindustry,andeventhedevelopmentofacountry.ManymethodsareappliedinNDTapplication.Thesemethodsincludeultrasound,radiation,eddycu
3、rrent,magneticpractical,etc.Andultrasoundmethodisthemostwidelyusedone.Theeffectofultrasonicinspectiondependslargelyontheperformanceofultrasonicflaw-detectioninstrument.ThecorealgorithmofmostoftheultrasonicflawdetectorisimplementedbytheFPGA.Someofthekeymodulesoftheultrasonicphaseda
4、rrayflawdetectorintheFPGAdesignhavebeenstudiedinthispaper,andthedesignimplementationandverificationonhardwarearealsocovered.Atfirst,thehardwarearchitectureofphasedarrayflawdetectorandtheFPGAfunctionrequirementareintroduced.TheFPGAfunctionisdividedintoseveralblocksandthispaperwillf
5、ocusontheADCinterface,thedisplaysubsystem,theprocessorinterface,aswellashigh-orderandbig-widthFIRdesign.TMTheSelectIOresourceofXilinxFPGAisusedtoconnectthehigh-speedserialdataportsofADC.TheADCinterfacesupports700MbpsdatatransferratebyutilizingISERDEScomponentanddedicatedclockbuffe
6、rofIOtile.Adynamicdelayfine-tunesolutioniscreatedtocombattheclockanddatajitterscausedbyharshfieldenvironment.Toensurereal-timedisplayoftheultrasonicechowaveandenvelope,theecho/envelopeplottingalgorithmandmenus/wavedisplaycontrolmechanismarediscussedindetails.ATFTLCDmoduleisusedasd
7、isplaydevice,andthemenudisplayareaandA-scandisplayareaarestoredinexternalmemoriesrespectively.FPGAinternalRAMsareusedfortheAscanenvelopecalculation.TherearevarioustypesofdataexchangebetweentheprocessorandFPGA.ForeasyderivingprocessorinterfaceinotherFPGAfunctionmodules,thetransacti
8、onsbetweenFPGAandprocessorareabst
