Clock and Data Recovery for a 6 Gbps SerDes Receiver.pdf

Clock and Data Recovery for a 6 Gbps SerDes Receiver.pdf

ID:33719127

大小:295.34 KB

页数:5页

时间:2019-02-28

Clock and Data Recovery for a 6 Gbps SerDes Receiver.pdf_第1页
Clock and Data Recovery for a 6 Gbps SerDes Receiver.pdf_第2页
Clock and Data Recovery for a 6 Gbps SerDes Receiver.pdf_第3页
Clock and Data Recovery for a 6 Gbps SerDes Receiver.pdf_第4页
Clock and Data Recovery for a 6 Gbps SerDes Receiver.pdf_第5页
资源描述:

《Clock and Data Recovery for a 6 Gbps SerDes Receiver.pdf》由会员上传分享,免费在线阅读,更多相关内容在学术论文-天天文库

1、ClockandDataRecoveryfora6GbpsSerDesReceiverJayeshPatilLiliHeMorrisJonesDepartmentofElectricalEngineeringDepartmentofElectricalEngineeringDepartmentofElectricalEngineeringSanJoseStateUniversitySanJoseStateUniversitySanJoseStateUniversitySanJose,USASanJose,USASanJose,USAjayesh147@gmail.comlili_he@sbc

2、global.netmorris.sjsu@comcast.netAbstract—Thispaperpresentsthedesignandimplementationofa6Gbpsclockanddatarecovery(CDR)systemforSerialAdvancedTechnologyAttachment(SATA)standard.TheCDRincorporateshalfratephasedetectorandisrealizedusinga2loopPLLconsistingofacoarseloopandafineloop.Fastfrequencyacquisit

3、ionisacquiredthroughcoarseloopandfinephasealignmentisperformedthroughahalfratefineloop.Figure1.SerDesTransceiverblockdiagramWhilethecoarseloopcanrecoverclockrangingfrom2.5GHzto3.2GHzthefineloophasanacquisitionrangeof200KHz.ThedesignhasbeenimplementedinIBM0.13umCMOSThesenderwhichcanbearouter,CPU,I/O

4、chip,etctechnology.VerilogAMSandMatlabwereusedforfrontendsendsparalleldatatothetransmitter.TheparalleldataisdesignandCadenceforschematicandlayoutimplementation.thenmultiplexed(MUX)bythetransmitterandconvertedtoTheoverallsiliconareaoftheCDRisapproximately108X2aserialdatastream[1].Atthereceiverendthi

5、sserialdatais244umexcludingloopfiltercapacitors.recoveredbyaclockanddatarecoverycircuitpresentintheDeserializerandagaindemultiplexed(DEMUX)intotheKeywords-Clockrecovery,half-rateCDR,SerialATAcommunication,oscillators,phasedetectors,PLLs,Comparatororiginalparalleldatastream.TheMUX-DEMUXperformsthepa

6、ralleltoserialattransmitterandserialtoparallelatreceiverconversion.TheMUX-DEMUXshouldbeI.INTRODUCTIONsynchronizedtosystemclockwhichisahighfrequencyThedemandforhighdatarateandhigherclockclockgeneratedfromaPhaseLockedloop[1].frequencieshasgrownsteadilyoverthepastdecade.CommunicationnetworkssuchasEthe

7、rnet,SONET/SDH,ATM,SATArequirehigherbandwidthandgreaterefficiencytosupportitsgrowingtraffic.Parallelinterconnectsfailedtoservethiseverincreasingbandwidthrequirementmainlyduetothelengthoftheinterconnectwire,

当前文档最多预览五页,下载文档查看全文

此文档下载收益归作者所有

当前文档最多预览五页,下载文档查看全文
温馨提示:
1. 部分包含数学公式或PPT动画的文件,查看预览时可能会显示错乱或异常,文件下载后无此问题,请放心下载。
2. 本文档由用户上传,版权归属用户,天天文库负责整理代发布。如果您对本文档版权有争议请及时联系客服。
3. 下载前请仔细阅读文档内容,确认文档内容符合您的需求后进行下载,若出现内容与标题不符可向本站投诉处理。
4. 下载文档时可能由于网络波动等原因无法下载或下载错误,付费完成后未能成功下载的用户请联系客服处理。