数字集成电路第七章培训讲学.ppt

数字集成电路第七章培训讲学.ppt

ID:61277695

大小:1.06 MB

页数:60页

时间:2021-01-23

数字集成电路第七章培训讲学.ppt_第1页
数字集成电路第七章培训讲学.ppt_第2页
数字集成电路第七章培训讲学.ppt_第3页
数字集成电路第七章培训讲学.ppt_第4页
数字集成电路第七章培训讲学.ppt_第5页
资源描述:

《数字集成电路第七章培训讲学.ppt》由会员上传分享,免费在线阅读,更多相关内容在教育资源-天天文库

1、数字集成电路第七章NamingConventionsInourtext:alatchislevelsensitivearegisterisedge-triggeredTherearemanydifferentnamingconventionsForinstance,manybookscalledge-triggeredelementsflip-flopsThisleadstoconfusionhoweverLatchversusRegisterLatchstoresdatawhen clockislowDClkQDClkQRegisterstoresdatawhen clockrise

2、sClkClkDDQQLatchesLatch-BasedDesignNlatchistransparent whenf=0Platchistransparent whenf=1NLatchLogicLogicPLatchfTimingDefinitionstCLKtDtc2qtholdtsutQDATASTABLEDATASTABLERegisterCLKDQCharacterizingTimingRegisterLatchMaximumClockFrequencyAlso:tcdreg+tcdlogic>tholdtcd:contaminationdelay=minimumdela

3、ytclk-Q+tp,comb+tsetup=TPositiveFeedback:Bi-StabilityVo1Vi25Vo1Vi25Vo1Vi1ACBVo2Vi1=Vo2Vo1Vi2Vi2=Vo1Meta-StabilityGainshouldbelargerthan1inthetransitionregionWritingintoaStaticLatchDCLKCLKDConvertingintoaMUXForcingthestate(canimplementasNMOS-only)Usetheclockasadecouplingsignal, thatdistinguishesb

4、etweenthetransparentandopaquestatesMux-BasedLatchesNegativelatch(transparentwhenCLK=0)Positivelatch(transparentwhenCLK=1)CLK10DQ0CLK1DQMux-BasedLatchMux-BasedLatchNMOSonlyNon-overlappingclocksMaster-Slave(Edge-Triggered)RegisterTwooppositelatchestriggeronedgeAlsocalledmaster-slavelatchpairMaster

5、-SlaveRegisterMultiplexer-basedlatchpairClk-QDelaySetupTimeReducedClockLoad Master-SlaveRegisterAvoidingClockOverlapCLKCLKAB(a)Schematicdiagram(b)OverlappingclockpairsXDQCLKCLKCLKCLKOverpoweringtheFeedbackLoop─ Cross-CoupledPairsNOR-basedset-resetCross-CoupledNANDCross-coupledNANDsAddedclockThis

6、isnotusedindatapathsanymore, butisabasicbuildingmemorycellSizingIssuesOutputvoltagedependence ontransistorwidthTransientresponseStorageMechanismsDCLKCLKQDynamic(charge-based)StaticMakingaDynamicLatchPseudo-StaticMorePreciseSetupTimeSetup/HoldTimeIllustrationsCircuitbeforeclockarrival(Setup-1case

7、)Setup/HoldTimeIllustrationsCircuitbeforeclockarrival(Setup-1case)Setup/HoldTimeIllustrationsCircuitbeforeclockarrival(Setup-1case)Setup/HoldTimeIllustrationsCircuitbeforeclockarrival(Setup-1case)Setup/HoldTimeIllustrationsC

当前文档最多预览五页,下载文档查看全文

此文档下载收益归作者所有

当前文档最多预览五页,下载文档查看全文
温馨提示:
1. 部分包含数学公式或PPT动画的文件,查看预览时可能会显示错乱或异常,文件下载后无此问题,请放心下载。
2. 本文档由用户上传,版权归属用户,天天文库负责整理代发布。如果您对本文档版权有争议请及时联系客服。
3. 下载前请仔细阅读文档内容,确认文档内容符合您的需求后进行下载,若出现内容与标题不符可向本站投诉处理。
4. 下载文档时可能由于网络波动等原因无法下载或下载错误,付费完成后未能成功下载的用户请联系客服处理。