哈工大深研院数字集成电路2012期末试题

《哈工大深研院数字集成电路2012期末试题》由会员上传分享，免费在线阅读，更多相关内容在行业资料-天天文库。

1、QuestionTwo:Pleasedescribethedetailedfunctionalitiesofthefollowingtwocircuits.(20points)哈尔滨工业大学深圳研究生院StudentName:2012年秋季学期期末考试试卷HITShenzhenGraduateSchoolExaminationPaperCourseName:TheoryanddesignofdigitalICLecturer:Zhang，YanQuestionOneTwoThreeFourFiveSixSevenEightNineTenTotalMarkQuestionOne:Expl

2、ainthefollowingconcepts.(20points)1.Clockskewandclockjitter2.Logiceffortandeffectivefan-out3.PipelinedesignStudentID:4.Latchandregister答题内容写在边线外视为无效Major:PageNo.1QuestionThree:Considerthecircuitofthefollowingfigure,QuestionFour:Designadominocircuitwhoseoutputis:VDDoutABBCCAssumewehaveacces

3、stotrueformoftheinputsonly(A,BandC).Drawatransistorlevelschematic.(20Bpointers)DCAYBACD(a)whatisthelogicfunctionimplementedbytheCMOStransistornetwork?SizetheNMOSandPMOSdevicessuchthattheoutputresistanceisthesameasthatofaninverterwithanNMOSW/L=4andPMOSW/L=8.(10pointers)(b)Whataretheinputpatternst

4、hatgivetheworstcasetandt.StateclearlywhataretheinitialinputpHLpLHpatternsandwhichinputshastomakeatransitioninordertoachievethismaximumpropagationdelay.Considertheeffectofthecapacitancesattheinternalnodes.(10points)QuestionFive:(20points)a)Setup=150ps,Thold=0,Tcq=50ps,andTlogic=250ps.Findthemaxim

5、umclockfrequency?b)ThereisaclockskewforReg.BrelativetoReg.A.FindthemaximumpossibleclockfrequencyforI.Tskew=60psecII.Tskew=-60psecPageNo.2主管院长审核签字：年月日PageNo.3